High speed, low hardware footprint waveform
AssigneeSynopsys, Inc.
InventorsArturo Salz, Ching-Ping Chou, Jean-Philippe Colrat, Sébastien Roger Delerse, Luc François Vidal, Arnold Mbotchak
Life of this patent
Estimating the term…
Abstract
A method of capturing signals during hardware verification of a circuit design utilizes at least one field-programmable gate array (FPGA) and includes selecting, at run time and using one or more pre-compiled macros, a group of signals to be captured during verification of the circuit design and storing values of the group of signals in at least first and second random access memories disposed in the at least one FPGA. The first and second random access memories may be addressable spaces of the same random access memory.
Claims20
A method of capturing signals during simulation or emulation of a circuit design using at least one field-programmable gate array (FPGA), the method comprising:
- selecting, at run time, a plurality of signals, one signal at a time, to be captured using one or more pre-compiled macros after compilation of the circuit design;
- and
- assigning an index to each of the selected signals.
A system configured to capture signals during simulation or emulation of a circuit design, the system comprising:
- a memory storing instructions;
- and
- a processor, coupled with the memory and to execute the instructions, the instructions when executed cause the processor to:
- select, at run time, a plurality of signals, one signal at a time, to be captured using one or more pre-compiled macros after compilation of the circuit design;
- and
- assign an index to each of the selected signals.
A non-transitory computer readable medium comprising stored instructions, which when executed by a processor, cause the processor to capture signals during simulation or emulation of a circuit design, the instruction further causing the processor to:
- select, at run time, a plurality of signals, one signal at a time, to be captured using one or more pre-compiled macros after compilation of the circuit design;
- and
- assign an index to each of the selected signals.
Dependencies are inferred from the claim text.