Secure address translation services using message authentication codes and invalidation tracking
AssigneeIntel Corporation
InventorsMichael Kounavis, David Koufaty, Anna Trikalinou, Rupin Vakharwala
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsMichael Kounavis, David Koufaty, Anna Trikalinou, Rupin Vakharwala
Estimating the term…
Embodiments are directed to providing a secure address translation service. An embodiment of a system includes a memory for storage of data, an Input/Output Memory Management Unit (IOMMU) coupled to the memory via a host-to-device link the IOMMU to perform operations, comprising receiving a memory access request from a remote device via a host-to-device link, wherein the memory access request comprises a host physical address (HPA) that identifies a physical address within the memory pertaining to the memory access request and a first message authentication code (MAC), generating a second message authentication code (MAC) using the host physical address received with the memory access request and a private key associated with the remote device, and performing at least one of allowing the memory access to proceed when the first MAC and the second MAC match and the HPA is not in an invalidation tracking table (ITT) maintained by the IOMMU; or blocking the memory operation when the first MAC and the second MAC do not match.
An apparatus, comprising:
A computer-implemented method, comprising:
A non-transitory computer readable medium comprising instructions which, when executed by a processor, configure the processor to perform operations comprising:
Dependencies are inferred from the claim text.