Scanning signal line drive circuit and display device equipped with same
AssigneeSharp Kabushiki Kaisha
InventorsYohei Takeuchi, Takuya Watanabe, Yasuaki Iwase, Akira Tagawa
Life of this patent
Estimating the term…
Loading patent…
AssigneeSharp Kabushiki Kaisha
InventorsYohei Takeuchi, Takuya Watanabe, Yasuaki Iwase, Akira Tagawa
Estimating the term…
A gate driver (scanning signal line drive circuit) that can allow a gate output to promptly fall without causing a deterioration in a transistor is implemented. A gate-output fall transistor (T01) and a gate-output stabilization transistor (T02) are provided near an output portion of the unit circuit that constitutes a shift register. A first gate low voltage (Vgl1) having a voltage level that is conventionally used to bring pixel TFTs into an off state is provided to a source terminal of the gate-output stabilization transistor (T02), and a second gate low voltage (Vgl2) having a lower voltage level than the first gate low voltage (Vgl1) is provided to a source terminal of the gate-output fall transistor (T01). Upon allowing the gate output to fall, the gate-output fall transistor (T01) is brought into an on state and then the gate-output stabilization transistor (T02) is brought into an on state.
A scanning signal line drive circuit to drive a plurality of scanning signal lines arranged in a display of a display device, the scanning signal line drive circuit including a shift register including a plurality of unit circuits configured to operate based on a plurality of clock signals, wherein
Dependencies are inferred from the claim text.