Back to results
US 10,896,715 B2Granted
Dynamic memory refresh interval to reduce bandwidth penalty
AssigneeMicron Technology, Inc.
InventorGil Golov
Life of this patent
Estimating the term…
Abstract
A dynamic memory system having multiple memory regions respectively storing multiple types of data. A controller coupled to the dynamic memory system via a communication channel and operatively to: monitor usage of a communication bandwidth of the communication channel; determine to reduce memory bandwidth penalty caused by refreshing the dynamic memory system; and in response, reduce a refresh rate of at least one of the memory regions based on a type of data stored in the respective memory region.
Claims16
A method, comprising:
- identifying, by a controller coupled to a dynamic memory system via a communication channel, a plurality of memory regions in the dynamic memory system, the plurality of memory regions respectively storing a plurality of types of data, wherein a first memory region in the plurality of memory regions stores user data of a first type, and a second memory region in the plurality of memory regions stores user data of a second type, and wherein the user data of the first type represents media for a media player, and the user data of the second type contains instructions of applications;
- reaching a decision, by the controller, to reduce memory bandwidth used to refresh the dynamic memory system;
- in response to the decision, reducing, by the controller, a rate to refresh at least one of the plurality of memory regions based on a type of user data stored in the one of the plurality of memory regions and a current temperature of the one of the plurality of memory regions;
- refreshing the first memory region in the plurality of memory regions at a first frequency;
- and
- refreshing the second memory region in the plurality of memory regions at a second frequency different from the first frequency.
3 more elements
A system, comprising:
- a dynamic memory system having a plurality of memory regions respectively storing a plurality of types of data, wherein a first memory region in the plurality of memory regions stores data of a first type, and a second memory region in the plurality of memory regions stores data of a second type;
- and
- a controller coupled to the dynamic memory system via a communication channel and operatively configured to:
- monitor usages of memory access bandwidth of the plurality of memory regions;
- determine to reduce memory bandwidth used by refreshing the dynamic memory system;
- and
- reduce a refresh rate of at least one of the plurality of memory regions based on a type of data stored in the one of the plurality of memory regions and a current temperature of the one of the plurality of memory regions;
- wherein each of the plurality of memory regions includes dynamic random access memory;
- and the controller is further configured to:
- refresh the first memory region in the plurality of memory regions at a first frequency;
- and
- refresh the second memory region in the plurality of memory regions at a second frequency different from the first frequency.
9 more elements
A non-transitory computer-readable storage medium storing instructions that, when executed by a processing device, cause the processing device to perform a method, the method comprising:
- partitioning memory of a dynamic memory system into a plurality of regions pre-associated with a plurality of types of data, wherein a first memory region in a plurality of memory regions stores data of a first type, and a second memory region in the plurality of memory regions stores data of a second type, and wherein the data of the first type represents media for a media player, and the data of the second type contains instructions of applications;
- storing data in the plurality of regions according to types of the data;
- monitoring memory bandwidth usages of the dynamic memory system, wherein the controller refreshes the dynamic memory system;
- determining to reduce bandwidth penalty caused by refreshing the dynamic memory system;
- and
- reducing a refresh rate of at least one of the plurality of memory regions in accordance with a type of data stored in the one of the plurality of memory regions and a current temperature of the one of the plurality of memory regions.
3 more elements
Dependencies are inferred from the claim text.