Timing esimation method and simulator
AssigneeIndustrial Technology Research Institute
InventorsMei-Ling Chi, Yao-Hua Chen, Hsun-Lun Huang, Juin-Ming Lu
Life of this patent
Estimating the term…
Loading patent…
AssigneeIndustrial Technology Research Institute
InventorsMei-Ling Chi, Yao-Hua Chen, Hsun-Lun Huang, Juin-Ming Lu
Estimating the term…
Disclosed are a timing estimation method and a simulator. The method is applied to a function verification model. In the method, the model issues a first access issue at a first time point; receives a first response to the first access issue from the bus at a second time point; calculates a delay time between the first and second time points; determines whether the delay time is longer than or substantially equal to a transmission time corresponding to the first access issue; issues a second access issue if yes; and issues the second access issue in a compensation time counting from the second time point if not. The compensation time is not longer than the difference between the transmission time and the delay time.
A timing estimation method, applied to a function verification model for issuing access requests to simulate a situation in which a memory is accessed via a bus wherein each slice corresponds to at least one of the access requests, and the timing estimation method comprising:
A simulator, comprising:
Dependencies are inferred from the claim text.