Coverage model enhancement to support logic and arithmetic expressions
AssigneeCadence Design Systems, Inc.
InventorsRodion Vladimirovich Melnikov, Amit Metodi, Samer Raed Alqassis
Life of this patent
Estimating the term…
Loading patent…
AssigneeCadence Design Systems, Inc.
InventorsRodion Vladimirovich Melnikov, Amit Metodi, Samer Raed Alqassis
Estimating the term…
Aspects of the present disclosure address systems and methods for functional coverage in integrated circuit (IC) designs utilizing arbitrary expression to define irrelevant domains in coverage item definitions. A coverage item definition is determined to include an arbitrary expression that defines an irrelevant domain for a coverage item in a functional coverage analysis of an IC design. Based on determining if the item definition comprises the arbitrary expression, a verification the arbitrary expression satisfies one or more analyzability conditions is performed. Based on verifying the arbitrary expression satisfies the one or more analyzability conditions, the irrelevant domain for the coverage item is calculated based on the arbitrary expression. An enhanced functional coverage model that excludes the irrelevant domain for the coverage item is generated and used to perform the functional coverage analysis on the IC design.
A system comprising:
A method comprising:
A non-transitory computer-storage medium storing instructions, which when executed by one or more processors of a machine, cause the machine to perform operations comprising:
Dependencies are inferred from the claim text.