# US 10,873,259 B2 · Stable digital integrator circuit for boost converter

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 10,873,259 B2
- Document ID: US10873259B2
- Status: Granted
- Kind: B2
- Application number: 16/667,130
- Filed: 2019-10-29
- Published: 2020-04-30
- Granted: 2020-12-22
- Earliest claimed: 2018-10-31
- Assignees: Texas Instruments Incorporated
- Applicants: Texas Instruments Incorporated
- Inventors: Anandha Ruban Tiruchengode Tirumurugga Bupathi; Anand Kannan; Dileep Kumar Ramesh Bhat
- Web page: https://patentgrep.com/patent/US10873259B2

## CPC

- H02M 3/157: with digital control
- H04R 3/02: for preventing acoustic reaction {, i.e. acoustic oscillatory feedback (specially adapted for hearing aids H04R25/453)}
- H02M 1/0025: {Arrangements for modifying reference values, feedback values or error values in the control loop of a converter}
- H03M 1/785: {using resistors, i.e. R-2R ladders}
- H02M: APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF (transformers H01F; dynamo-electric converters H02K47/00; controlling transformers, reactors or choke coils, control or regulation of electric motors, generators or dynamo-electric converters H02P)
- H04R: LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; ELECTRIC HEARING AIDS; PUBLIC ADDRESS SYSTEMS (producing sounds with frequency not determined by supply frequency G10K)
- H03M: CODING; DECODING; CODE CONVERSION IN GENERAL (using fluidic means F15C4/00; optical analogue/digital converters G02F7/00; coding, decoding or code conversion, specially adapted for particular applications, see the relevant subclasses, e.g. G01D, G01R, G06F, G06T, G09G, G10L, G11B, G11C, H04B, H04L, H04M, H04N; ciphering or deciphering for cryptography or other purposes involving the need for secrecy G09C)

## Abstract

An electrical device includes an integrated circuit having device circuitry and a boost converter coupled to the device circuitry. The boost converter includes a digital integrator circuit having: a first comparator; a second comparator; a counter configured to count up, count down, and pause based on a first output signal provided by the first comparator and based on a second output signal provided by the second comparator; and a digital-to-analog converter (DAC) configured to provide a feedback adjustment signal for the boost converter based on a count value provided by the counter.

## Claims

### Claim 1

An electrical device, comprising:
an integrated circuit having:
device circuitry; and
a boost converter coupled to the device circuitry, wherein the boost converter comprises a digital integrator circuit having:
a first comparator;
a second comparator;
a counter configured to count up, count down, and pause based on a first output signal provided by the first comparator and based on a second output signal provided by the second comparator; and
a digital-to-analog converter (DAC) configured to provide a feedback adjustment signal for the boost converter based on a count value provided by the counter;
wherein the first comparator is configured to provide the first output signal based on a comparison of a first input signal and a second input signal, wherein the first input signal combines a reference voltage with a hysteresis voltage, and wherein the second input signal is a feedback voltage proportional to an output voltage of the boost converter.

### Claim 2 (depends on 1)

The electrical device of claim 1, wherein the second comparator is configured to provide the second output signal based on a comparison of a third input signal and the second input signal, wherein the third input signal is the reference voltage.

### Claim 3 (depends on 2)

The electrical device of claim 2, wherein the DAC is configured to provide the first input signal to the first comparator, and to provide the third input signal to the second comparator.

### Claim 4

A boost converter circuit, comprising:
a control circuit with an inner loop and an outer loop, wherein the outer loop comprises:
a digital integrator circuit having:
a first comparator with input nodes and an output node;
a second comparator with two input nodes and an output node;
a counter with a first input node coupled to the output node of the first comparator and with a second input node coupled to the output node of the second comparator; and
a digital-to-analog converter (DAC) coupled to an output node of the counter, wherein an output of the DAC is a feedback adjustment signal used by the control circuit to determine an on-time for the power switch;
wherein the output node of the first comparator provides a first control signal to the counter based on a comparison of a first input signal and a second input signal, wherein the first input signal combines a reference voltage with a hysteresis voltage, and wherein the second input signal is a feedback voltage proportional to an output voltage of the boost converter circuit.

### Claim 5 (depends on 4)

The boost converter circuit of claim 4, wherein the output node of the second comparator provides a second control signal to the counter based on a comparison of a third input signal and the second input signal, wherein the third input signal is the reference voltage.

### Claim 6 (depends on 5)

The boost converter circuit of claim 5, wherein the DAC comprises a resistor ladder DAC with a plurality of resistors and respective switches, and wherein the boost converter circuit further comprises:
a first decoder coupled between the output node of the counter and the DAC, wherein the first decoder is configured to close some of a first set of the respective switches to provide the feedback adjustment signal based on a count value at the output node of the counter; and
a second decoder coupled to the DAC, wherein the second decoder is configured to close some of a second set of the respective switches to provide the first input signal and the third input signal based on a programmable setting.

### Claim 7 (depends on 5)

The boost converter circuit of claim 5, wherein the DAC is a first DAC, and wherein the boost converter circuit further comprises:
a second DAC;
a first decoder between the output node of the counter and the first DAC, wherein the first decoder is configured to drive the first DAC to provide the feedback adjustment signal based on a count value at the output node of the counter; and
a second decoder coupled to the second DAC, wherein the second decoder is configured to drive the second DAC to provide the first input signal and the third input signal based on a programmable setting.

### Claim 8

A method, comprising:
receiving a target reference for an output voltage;
providing a feedback adjustment signal for an inner loop of a boost converter based on a digital counter with a count up function, a count down function, and a pause function; and
regulating the output voltage of the boost converter based on the reference target and the feedback adjustment signal;
wherein providing the feedback adjustment signal comprises:
providing a first comparator output based on a comparison of a first input signal and a second input signal, wherein the first input signal combines a reference voltage with a hysteresis voltage, and wherein the second input signal is a feedback voltage proportional with an output voltage of the boost converter;
providing a second comparator output based on a comparison of the second input signal and a third input signal, wherein the third input signal is the reference voltage;
providing the first and second output comparator outputs to the digital counter to direct the digital counter to perform one of the count up function, the count down function, and the pause function.

### Claim 9 (depends on 8)

The method of claim 8, further comprising:
using a resistor ladder digital-to-analog converter (DAC) to output the first input signal and the third input signal based on a programmable setting; and
using the resistor ladder DAC to output the feedback adjustment signal based on an output of the digital counter.

### Claim 10 (depends on 8)

The method of claim 8, further comprising:
using a first digital-to-analog converter (DAC) to output the feedback adjustment signal based on an output of the digital counter; and
using a second DAC to output the first input signal and the third input signal based on a programmable value.