Image processing apparatus and control method thereof
AssigneeCanon Kabushiki Kaisha
InventorSoichiro Suzuki
Life of this patent
Estimating the term…
Abstract
An apparatus takes data read out in parallel from m rows (2≤m<M) of a region, of an image sensor having M×N pixels, and stores n columns' worth (2≤n<N) of the read-out data in first memory. The apparatus stores the M×N pixels' worth of data in second memory by storing m×n pixels' worth of data in units of o×p pixels (2≤o<m, 2≤p≤n), and transfers the M×N pixels' worth of data, to third memory in the units of o×p pixels. The apparatus outputs the data stored in the third memory one row at a time so that the data are arranged in the original order.
Claims12
An image processing apparatus comprising:
- a first rearrangement control circuit that takes data read out in parallel from m rows (2≤m<M) of a region, of an image sensor, constituted by M rows and N columns of pixels, and stores n columns' worth (2≤n<N) of the read-out data in first memory;
- a transfer control circuit that:
- stores the M rows×N columns of pixels' worth of data in second memory by repeatedly storing in rows×n columns of pixels' worth of data, which is stored in the first memory, in the second memory in units of o rows×p columns of pixels (2≤o<m, 2≤p≤n), and
- transfers, from the second memory, the M rows×N columns of pixels' worth of data, which is stored in the second memory, to third memory by repeatedly storing the o rows×p columns of pixels' worth of data in the third memory so as to have the same sequence as the o rows×N columns of pixels in the image sensor;
- and
- a second rearrangement control circuit that, by outputting the data stored in the third memory one row at a time, outputs the data in the same sequence as 1 row×N columns of pixels in the image sensor.
An image capturing apparatus comprising:
- an image sensor;
- an image processing apparatus that processes data read out from the image sensor, wherein the image processing apparatus comprises:
- a first rearrangement control circuit that takes data read out in parallel from m rows (2≤m<M) of a region, of an image sensor, constituted by M rows and N columns of pixels, and stores n columns' worth (2≤n<N) of the read-out data in first memory;
- a transfer control circuit that:
- stores the M rows×N columns of pixels' worth of data in second memory by repeatedly storing m rows×n columns of pixels' worth of data, which is stored in the first memory, in the second memory in units of o rows×p columns of pixels (2≤o<m, 2≤p≤n), and
- transfers, from the second memory, the M rows×N columns of pixels' worth of data, which is stored in the second memory, to third memory by repeatedly storing the o rows×p columns of pixels' worth of data in the third memory so as to have the same sequence as the o rows×N columns of pixels in the image sensor;
- and
- a second rearrangement control circuit that, by outputting the data stored in the third memory one row at a time, outputs the data in the same sequence as 1 row×N columns of pixels in the image sensor;
- and
- a signal processing circuit that processes data output by the second rearrangement control circuit of the image processing apparatus.
An image processing method executed by an image processing apparatus, the method comprising:
- obtaining data read out in parallel from m rows (2≤m<M) of a region, of an image sensor, constituted by M rows and N columns of pixels, and storing n columns' worth (2≤n<N) of the read-out data in first memory;
- storing the M rows×N columns of pixels' worth of data in second memory by repeatedly storing m rows×n columns of pixels' worth of data, which is stored in the first memory, in the second memory in units of o rows×p columns of pixels (2≤o<m, 2≤p≤n);
- transferring, from the second memory, the M rows×N columns of pixels' worth of data, which is stored in the second memory, to third memory by repeatedly storing the o rows×p columns of pixels' worth of data in the third memory so as to have the same sequence as the o rows×N columns of pixels in the image sensor;
- and
- by outputting the data stored in the third memory one row at a time, outputting the data in the same sequence as 1 row×N columns of pixels in the image sensor.
A non-transitory computer-readable medium that stores a program, wherein the program, when executed by one or more processors, causes the one or more processors to function as an image processing apparatus comprising:
- a first rearrangement control unit that takes data read out in parallel from m rows (2≤m<M) of a region, of an image sensor, constituted by M rows and N columns of pixels, and stores n columns' worth (2≤n<N) of the read-out data in first memory;
- a transfer control unit that:
- stores the M rows×N columns of pixels' worth of data in second memory by repeatedly storing m rows×n columns of pixels' worth of data, which is stored in the first memory, in the second memory in units of o rows×p columns of pixels (2≤o<m, 2≤p≤n), and
- transfers, from the second memory, the M rows×N columns of pixels' worth of data, which is stored in the second memory, to third memory by repeatedly storing the o rows×p columns of pixels' worth of data in the third memory so as to have the same sequence as the o rows×N columns of pixels in the image sensor;
- and
- a second rearrangement control unit that, by outputting the data stored in the third memory one row at a time, outputs the data in the same sequence as 1 row×N columns of pixels in the image sensor.
Dependencies are inferred from the claim text.