Highly parallel programmable packet editing engine with a scalable control infrastructure
AssigneeAvago Technologies International Sales Pte. Limited
InventorsRajan Sharma, Niranjan Vaidya, Mandar Joshi
Life of this patent
Estimating the term…
Loading patent…
AssigneeAvago Technologies International Sales Pte. Limited
InventorsRajan Sharma, Niranjan Vaidya, Mandar Joshi
Estimating the term…
A highly parallel programmable packet editing engine with a scalable control infrastructure includes receiving an ingress packet having one or more headers; assigning, by one or more processors, the one or more headers of the ingress packet to a number of zones, wherein each zone is a grouping of adjacent headers that are closely related to one another by information content or processing type; performing, by the one or more processors, offset computations for the one or more headers in a zone concurrently with offset computations of headers assigned to other zones; performing, by the one or more processors, different header operations on the one or more headers concurrently with respective ones of a plurality of editing engines; combining, by the one or more processors, the edited one or more headers at the computed offsets to generate a modified egress packet; and providing, for transmission, the modified egress packet.
A method of packet processing, the method comprising:
A device comprising:
A non-transitory computer-readable medium comprising instructions executable by one or more processors, the instructions comprising:
Dependencies are inferred from the claim text.