Fault resilient apparatus and method
AssigneeArm Limited
InventorZheng Xu
Life of this patent
Estimating the term…
Loading patent…
AssigneeArm Limited
InventorZheng Xu
Estimating the term…
An apparatus for providing fault resilience has storage for providing a plurality of compare data blocks, and processing circuitry that performs, for each compare data block, a processing operation using the input data and the compare data block to produce a match condition indication for that compare data block. Performance of the processing operation for each compare data block should result in only one match condition indication indicating a match. Evaluation circuitry evaluates the match condition indications produced for the plurality of compare data blocks and is arranged, in the presence of only one match condition indication indicating a match, to perform a false hit check procedure in order to check for presence of a false hit. In the presence of the false hit, the evaluation circuitry produces an error indication as the outcome indication, but otherwise produces a hit indication as the outcome indication.
An apparatus comprising:
An apparatus comprising:
A method of detecting errors within an apparatus, comprising:
A method of detecting errors in an apparatus comprising:
Dependencies are inferred from the claim text.