OR-fet body brake in phase redundant scheme
AssigneeAlpha and Omega Semiconductor (Cayman) Ltd.
InventorPrabal Upadhyaya
Life of this patent
Estimating the term…
Abstract
A method, system and computer program product for improving inductor current ramp down times in a DC-to-DC converter having an inductor conductively coupled to a low side transistor on a first side and an or-ing transistor coupled to a second side, where the DC-to-DC converter is in a phase redundant power supply. The method comprises turning off the low side transistor and turning off the or-ing transistor in response to an unloading transient.
Claims19
A method for improving inductor current ramp down times in a DC-to-DC converter having an inductor conductively coupled to a low side transistor on a first side of the inductor and an OR-ing transistor coupled to a second side of the inductor, wherein the DC-to-DC converter is in a phase redundant power supply, the method comprising;
- turning off the low side transistor and turning off the OR-ing transistor in response to an unloading transient involving a reduction in current through the inductor.
A DC-to-DC converter in a phase redundant power supply comprising:
- an inductor;
- a low side transistor conductively coupled to a first side of the inductor;
- an OR-ing transistor conductively coupled to a second side of the inductor;
- a Phase Redundant Controller (PRC) communicatively coupled to the OR-ing transistor and wherein the controller is configured to cause the OR-ing transistor to turn off in response to an unloading transient.
Non-transitory instructions embedded on a computer readable medium that, when executed by a processor, cause the processor to enact the method comprising:
- turning off a low side transistor and turning off a OR-ing transistor in response to an unloading transient involving a reduction in current through the inductor.
Dependencies are inferred from the claim text.