# US 10,771,030 B2 · Phase-locked loop with adjustable bandwidth

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 10,771,030 B2
- Document ID: US10771030B2
- Status: Granted
- Kind: B2
- Application number: 16/546,662
- Filed: 2019-08-21
- Published: 2020-02-27
- Granted: 2020-09-08
- Earliest claimed: 2018-08-24
- Assignees: Analog Devices International Unlimited Company
- Applicants: Analog Devices International Unlimited Company
- Inventors: Niall Kevin Kearney
- Web page: https://patentgrep.com/patent/US10771030B2

## CPC

- H03G 3/3052: {in bandpass amplifiers (H.F. or I.F.) or in frequency-changers used in a (super)heterodyne receiver (H03G3/32, H03G3/34 take precedence)}
- H03G 3/344: {Muting responsive to the amount of noise (noise squelch) (H03G3/345 takes precedence)}
- H03F 3/181: Low-frequency amplifiers, e.g. audio preamplifiers
- H03L 7/093: using special filtering or amplification characteristics in the loop (H03L7/087 - H03L7/091 take precedence)
- H03L 7/095: using a lock detector (H03L7/087 takes precedence)
- H03L 7/104: {using an additional signal from outside the loop for setting or controlling a parameter in the loop (H03L7/107, H03L7/12 take precedence)}
- H03L 7/107: using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
- H03L 7/1072: {by changing characteristics of the charge pump, e.g. changing the gain}
- H03L 7/1974: {for fractional frequency division}
- H03G: CONTROL OF AMPLIFICATION
- H03F: AMPLIFIERS
- H03L: AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES (generation of oscillations H03B)

## Abstract

Aspects of this disclosure relate to a VLIF receiver with automatic phase noise adjustment. The presence of an interfering signal is sensed within a bandwidth around a desired channel frequency. Then the local oscillator phase noise is automatically adjusted to optimize blocking. The phase noise adjustment includes increasing the bandwidth of a phase-locked loop.

## Claims

### Claim 1

A phase-locked loop having adjustable bandwidth to enhance adjacent channel rejection and blocking performance, the phase-locked loop configured to provide an oscillator signal for demodulating a receive signal in a radio frequency receiver, the phase-locked loop comprising:
a phase detector comprising an output;
a loop filter comprising an input in communication with the output of the phase detector, the loop filter configured to modify interferer blocking resilience of the radio frequency receiver by modifying a phase noise profile of the oscillator signal; and
a bandwidth control circuit configured to operate the loop filter in a first configuration having a first bandwidth in response to no interferer being detected in the receive signal, the first configuration of the loop filter configured to enhance far-out interferer blocking resilience of the radio frequency receiver, the bandwidth control circuit further configured to operate the loop filter in a second configuration having a second bandwidth in response to an interferer being detected in the receive signal, the second configuration of the loop filter configured to enhance close-in interferer blocking resilience of the radio frequency receiver, the second bandwidth being greater than the first bandwidth.

### Claim 2 (depends on 1)

The phase-locked loop of claim 1 wherein the phase-locked loop is a Type-I phase-locked loop.

### Claim 3 (depends on 1)

The phase-locked loop of claim 1 further comprising an oscillator in communication with the loop filter, the oscillator configured to generate an oscillating waveform based on an output of the loop filter.

### Claim 4 (depends on 1)

The phase-locked loop of claim 1 wherein the loop filter comprises at least one switch.

### Claim 5 (depends on 4)

The phase-locked loop of claim 4 wherein the bandwidth control circuit controls a state of the at least one switch in response to detecting the interferer.

### Claim 6 (depends on 1)

The phase-locked loop of claim 1 wherein the bandwidth control circuit controls a bandwidth of the loop filter by controlling a configuration of the loop filter.

### Claim 7 (depends on 1)

The phase-locked loop of claim 1 wherein the second bandwidth is approximately 1.5 times greater than the first bandwidth.

### Claim 8 (depends on 1)

The phase-locked loop of claim 1 further comprising a delta-sigma multi-stage noise shaping (MASH) modulator in communication with an input of the phase detector.

### Claim 9 (depends on 1)

The phase-locked loop of claim 1 wherein the loop filter comprises at least one switch, at least one resistor and at least one capacitor, and the bandwidth control circuit control the state of the at least one switch based at least in part on the detection of an interferer to control a configuration of the at least one resistor and the at least one capacitor in the loop filter.

### Claim 10 (depends on 1)

The phase-locked loop of claim 1 wherein operating the loop filter at the first bandwidth enhances the far-out interferer blocking resilience.

### Claim 11 (depends on 1)

The phase-locked loop of claim 1 wherein operating the loop filter at the second bandwidth reduces close-in phase noise to enhance adjacent channel rejection.

### Claim 12

A method to adjust the bandwidth of a phase-locked loop in a receiver to enhance adjacent channel rejection and blocking performance of the receiver, the phase-locked loop configured to provide an oscillator signal for demodulating a receive signal in the receiver, the method comprising:
operating a loop filter of the phase-locked loop in a first configuration having a first bandwidth in response to no interferer being detected in the receive signal;
detecting an interferer in the receive signal prior to channel select filtering; and
operating the loop filter in a second configuration having a second bandwidth that is greater than the first bandwidth in response to detecting the interferer in the receive signal.

### Claim 13 (depends on 12)

The method of claim 12 wherein the receiver is a very low intermediate frequency (VLIF) receiver.

### Claim 14 (depends on 12)

The method of claim 12 wherein the phase-locked loop is a Type-I phase-locked loop.

### Claim 15 (depends on 12)

The method of claim 12 further comprising operating the phase-locked loop at a default bandwidth when no interferer is detected.

### Claim 16 (depends on 12)

The method of claim 12 wherein increasing the bandwidth of the phase-locked loop comprises increasing the bandwidth from a default bandwidth in the receiver in response to detecting the interferer.

### Claim 17

A receiver with adaptive phase noise, the receiver comprising:
an antenna configured to transmit and receive radio frequency signals;
an interferer detector configured to detect interferers in a received radio frequency signal; and
a phase-locked loop configured to generate an oscillator signal for use in demodulating the received radio frequency signal, the phase-locked loop including a phase detector comprising an output, a loop filter comprising an input in communication with the output of the phase detector, wherein the loop filter is configured to modify interferer blocking resilience of the receiver by modifying a phase noise profile of the oscillator signal, and a bandwidth switch circuit configured to adjust a bandwidth of the phase-locked loop to a first bandwidth in response to not detecting the interferer in the receive signal to enhance far-out interferer blocking resilience of the receiver, and to adjust the bandwidth of the phase-locked loop to a second bandwidth that is greater than the first bandwidth in response to detecting the interferer in the receive signal to enhance close-in interferer blocking resilience of the receiver.

### Claim 18 (depends on 17)

The receiver of claim 17 wherein the interferer detector detects a signal strength of the received radio frequency signal in a receive signal path prior to channel detect filtering.

### Claim 19 (depends on 17)

The receiver of Claim 17 further comprising an analog to digital converter configured to digitize a demodulated signal in a receive signal path, the interferer detector in communication with an output of the analog to digital converter.

### Claim 20 (depends on 17)

The receiver of claim 17 further comprising a low noise amplifier configured to amplify the received radio frequency signal and an automatic gain control circuit configured to adjust a gain of the low noise amplifier based at least in part on a power level of the detected interferers.