# US 10,770,535 B2 · Display device

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 10,770,535 B2
- Document ID: US10770535B2
- Status: Granted
- Kind: B2
- Application number: 16/714,545
- Filed: 2019-12-13
- Published: 2020-04-16
- Granted: 2020-09-08
- Earliest claimed: 2017-05-11
- Assignees: Samsung Display Co., Ltd.
- Applicants: Samsung Display Co., Ltd.
- Inventors: Yang Wan Kim; Ji Hyun Ka; Tae Hoon Kwon; Byung Sun Kim; Hyung Jun Park; Su Jin Lee; Jae Yong Lee; Jin Tae Jeong; Seung Ji Cha
- Web page: https://patentgrep.com/patent/US10770535B2

## CPC

- H10K 59/88: Dummy elements, i.e. elements having non-functional features
- G09G 3/3233: with pixel circuitry controlling the current through the light-emitting element
- H10K 59/1216: {the pixel elements being capacitors}
- H10K 59/126: Shielding, e.g. light-blocking means over the TFTs
- H10K 59/131: Interconnections, e.g. wiring lines or terminals
- H10K 59/80518: {Reflective anodes, e.g. ITO combined with thick metallic layers}
- H10K 59/80524: {Transparent cathodes, e.g. comprising thin metal layers}
- H10K 59/8792: {comprising light absorbing layers, e.g. black layers}
- H10K 59/124: Insulating layers formed between TFT elements and OLED elements
- H10K 59/8731: {multilayered coatings having a repetitive structure, e.g. having multiple organic-inorganic bilayers}
- H10K 2102/3031: {Two-side emission, e.g. transparent OLEDs [TOLED]}
- H10K: ORGANIC ELECTRIC SOLID-STATE DEVICES
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)

## Abstract

A display device includes a substrate having a display area and a non-display area, a plurality of pixels in the display area, scan lines for supplying a scan signal to the pixels, the scan lines extending in a first direction, data lines for supplying a data signal to the pixels, the data lines extending in a second direction crossing the first direction, and a first dummy part in the non-display area, adjacent to an outermost pixel, connected to an outermost data line of the display area, forming a parasitic capacitor with the outermost pixel, and including a first dummy data line and a first dummy power pattern extending in parallel to the data lines.

## Claims

### Claim 1

A display device, comprising:
a substrate including a display area and a non-display area;
a plurality of pixels in the display area of the substrate;
data lines for supplying a data signal to the pixels and extending in a first direction; and
a first dummy part in the non-display area and adjacent to an outermost pixel located at an outermost side of the display area from among the plurality of pixels,
wherein the first dummy part comprises a first dummy data line and a dummy power pattern extending in parallel to the data lines.

### Claim 2 (depends on 1)

The display device of claim 1, wherein the outermost pixel is connected to an outermost data line of the display area from among the data lines, and
wherein the first dummy part forms a parasitic capacitor with the outermost pixel.

### Claim 3 (depends on 2)

The display device of claim 2, wherein a width of the first dummy part in a second direction crossing the first direction is less than that of each of the pixels.

### Claim 4 (depends on 3)

The display device of claim 3, further comprising scan lines for supplying a scan signal to the pixels, and extending in the second direction,
wherein each of the pixels comprises a transistor, and an organic light emitting element connected to the transistor, the transistor comprising:
an active pattern on the substrate;
source and drain electrodes each connected to the active pattern;
a gate electrode overlapping with the active pattern with a gate insulating layer interposed therebetween; and
an interlayer insulating layer covering the gate electrode, and comprising a first interlayer insulating layer, a second interlayer insulating layer, and a third interlayer insulating layer, which are sequentially stacked.

### Claim 5 (depends on 4)

The display device of claim 4, further comprising a power line for supplying power to the pixels, the power line comprising:
a first power supply line on the second interlayer insulating layer and parallel to the data lines; and
a second power supply line on the third interlayer insulating layer, and comprising first lines parallel to the data lines, and second lines connecting adjacent ones of the first lines to each other.

### Claim 6 (depends on 5)

The display device of claim 5, wherein the dummy power pattern comprises:
a dummy first power line located at a same layer as the first power supply line; and
a dummy second power line located at a same layer as the second power supply line, and electrically connected to the dummy first power line.

### Claim 7 (depends on 6)

The display device of claim 6, wherein the dummy second power line is electrically connected to the second lines of the second power supply line.

### Claim 8 (depends on 6)

The display device of claim 6, wherein each of the pixels further comprises a compensation transistor connected to the gate electrode of the transistor, and configured to be turned on when the scan signal is supplied to a corresponding one of the scan lines to cause the transistor to be diode-connected.

### Claim 9 (depends on 8)

The display device of claim 8, wherein each of the pixels further comprises a shielding pattern on the first interlayer insulating layer, and covering at least a portion of the compensation transistor.

### Claim 10 (depends on 9)

The display device of claim 9, wherein the first dummy part further comprises:
a dummy semiconductor pattern at the same layer as the active pattern, and extending in parallel to the first dummy data line; and
a first dummy shielding pattern on the first interlayer insulating layer, connected to the dummy first power line, and covering at least a portion of the compensation transistor of the outermost pixel.

### Claim 11 (depends on 9)

The display device of claim 9, wherein the display area comprises:
a first display area in which lengths of the scan lines are the same; and
a second display area at at least one side of the first display area, and in which lengths of respective ones of the scan lines decrease as the scan lines become more distant from the first display area.

### Claim 12 (depends on 11)

The display device of claim 11, wherein the first dummy part is in the non-display area corresponding to the first display area.

### Claim 13 (depends on 11)

The display device of claim 11, further comprising a second dummy part in the non-display area adjacent to an outermost pixel of the second display area from among the pixels, and forming a parasitic capacitor with the outermost pixel of the second display area.

### Claim 14 (depends on 13)

The display device of claim 13, wherein the second dummy part comprises a second dummy data line and a second dummy power pattern, which extend in parallel to the data lines.

### Claim 15 (depends on 14)

The display device of claim 14, wherein the second dummy part further comprises a second dummy shielding pattern on the first interlayer insulating layer, and connected to the second dummy power pattern.

### Claim 16 (depends on 15)

The display device of claim 15, wherein the second dummy shielding pattern covers the compensation transistor of the outermost pixel of the second display area.

### Claim 17 (depends on 14)

The display device of claim 14, wherein a width of the second dummy part in the second direction is less than that of each of the pixels.