Deterministic calibrated synchronized network interlink access
AssigneeCisco Technology, Inc.
InventorsChih-Tsung Huang, Wei-Jen Huang, Kelvin Chan, Keerthi Manjunathan Swarnamanjunathan
Life of this patent
Estimating the term…
Loading patent…
AssigneeCisco Technology, Inc.
InventorsChih-Tsung Huang, Wei-Jen Huang, Kelvin Chan, Keerthi Manjunathan Swarnamanjunathan
Estimating the term…
Technologies for calibrated network interlink access. In some embodiments, a system can calculate a first communication latency of a first link between a first processing element in a first switch and a second processing element in a second switch, and a second communication latency associated with a second link between the first processing element and a third processing element in a third switch. The system can determine a delta between the first communication latency and the second communication latency, and whether respective clock rates of the first switch, second switch, and third switch have a clock rate variation, to yield a clock rate variation determination. Based on the delta and clock rate variation determination, the system can determine an offset value for synchronizing the first communication latency and second communication latency. Based on the offset value, the system can calibrate traffic over the first link and/or the second link.
A method comprising:
A system comprising:
A non-transitory computer-readable storage medium having stored therein instructions which, when executed by one or more processors, cause the one or more processors to perform operations comprising:
Dependencies are inferred from the claim text.