Apparatuses and methods involving phase-error tracking circuits
AssigneeNXP B.V.
InventorsManoj Kumar Patasani, Tarik Saric, Juan Felipe Osorio Tamayo
Life of this patent
Estimating the term…
Abstract
Embodiments are directed to apparatuses and methods involving a phase-error tracking circuit. An example apparatus includes a divide-by phase locked loop (PLL) circuit to generate a continuous wave signal that sweeps over a frequency range in response to a divider feedback signal and to a reference signal. The apparatus further includes the phase-error tracking circuit defining a phase-error window in which the divide-by PLL circuit is to lock based on a slope associated with a rate of change of the frequency range, and indicating whether a phase error between the divider feedback signal and the reference signal coincides with the phase-error window.
Claims20
An apparatus comprising:
- a divide-by phase locked loop (PLL) circuit to generate a continuous wave signal that sweeps over a frequency range in response to a divider feedback signal and to a reference signal;
- and
- a phase-error tracking circuit to define a phase-error window in which the divide-by PLL circuit is to lock based on a slope associated with a rate of change of the frequency range, and indicate whether a phase error between the divider feedback signal and the reference signal coincides with the phase-error window.
An apparatus for use with a radar system having a divide-by phase locked loop (PLL) circuit to generate a continuous wave signal that sweeps over a frequency range in response to a divider feedback signal and a reference signal, the apparatus comprising:
- phase-error circuitry to define a phase-error window in which the divide-by PLL circuit is to lock based on a slope associated with a rate of change of the frequency range, and
- an indication circuitry to indicate whether a phase error between the divider feedback signal and the reference signal coincides with the phase-error window.
A method for generating a continuous wave radar signal, the method comprising:
- in a divide-by phase locked loop (PLL) circuit, generate a continuous wave signal that sweeps over a frequency range in response to a divider feedback signal and to a reference signal;
- and
- tracking a phase-error between the divider feedback signal and the reference signal by defining a phase-error window in which the PLL circuit is to lock based on a slope associated with a rate of change of the frequency range, and by indicating whether a phase error between the divider feedback signal and the reference signal coincides with the phase-error window.
Dependencies are inferred from the claim text.