Monolithic 3D integration inter-tier vias insertion scheme and associated layout structure
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsTa-Pen Guo, Carlos H. Diaz, Jean-Pierre Colinge, Yi-Hsiung Lin
Life of this patent
Estimating the term…