Methods, systems, and computer program product for implementing an electronic design with optimization maps
AssigneeCadence Design Systems, Inc.
InventorsJian Liu, Jing Wang, Chun-Teh Kao, An-Yu Kuo
Life of this patent
Estimating the term…
Loading patent…
AssigneeCadence Design Systems, Inc.
InventorsJian Liu, Jing Wang, Chun-Teh Kao, An-Yu Kuo
Estimating the term…
Disclosed are methods, systems, and articles of manufacture for implementing an electronic design having embedded circuits. These techniques identify a specification of an electronic design, a parameter for optimization, at least one optimization target for the parameter, and initial grids for the electronic design. An optimization map may be determined, by at one or more optimization modules that are stored at least partially in memory of and function in conjunction with at least one microprocessor of a computing system, for the electronic design at least by performing one or more analyses that refine the initial grids for the optimization map with respect to the parameter and the at least one optimization target. The electronic design may be implemented based at least in part upon the optimization map.
A computer implemented method for implementing an electronic design with optimization maps, comprising:
A system for implementing an electronic design with optimization maps, comprising:
An article of manufacture comprising a non-transitory computer accessible storage medium having stored thereupon a sequence of instructions which, when executed by at least one processor or at least one processor core executing one or more threads, causes the at least one processor or the at least one processor core to perform a set of acts for implementing an electronic design with optimization maps, the set of acts comprising:
Dependencies are inferred from the claim text.