Back to results
US 10,708,036 B2Granted
Low power edge and data sampling
AssigneeRambus Inc.
InventorJared L. Zerbe
Life of this patent
Estimating the term…
Abstract
An integrated circuit receiver is disclosed comprising a data receiving circuit responsive to a timing signal to detect a data signal and an edge receiving circuit responsive to the timing signal to detect a transition of the data signal. One of the data or edge receiving circuits comprises an integrating receiver circuit while the other of the data or edge sampling circuits comprises a sampling receiver circuit.
Claims20
An integrated circuit receiver comprising:
- a data receiving circuit responsive to a timing signal to detect a data signal level within a valid data region of a data signal, the data receiving circuit comprising a non-integrating sampler;
- an edge receiving circuit including an integrating receiver to receive the data signal and generate an integrated output in response to the timing signal, the edge receiving circuit including a sampler to sample the integrated output to detect a signal level in a transition region of the data signal, the transition region at an end of the valid data range.
A method of operation in an integrated circuit receiver, the method comprising:
- receiving a data signal having a valid data region and a transition region;
- receiving a timing signal created synchronous with the data signal;
- detecting a data value in the valid data region in response to the timing signal in a non-integrating manner;
- detecting an edge value in the transition region in response to the timing signal in an integrating manner to generate early/late information;
- wherein detecting an edge value in the transition region comprises integrating the data signal in response to the timing signal to generate an integrated output and sampling the integrated output.
2 more elements
A signaling system comprising:
- a first integrated circuit device including a transmitter circuit to transmit a data signal and an accompanying timing signal, the timing signal created synchronous with the data signal;
- a second integrated circuit device including a receiver circuit to receive the data signal and timing signal, the receiver circuit comprising
- a non-integrating sampling receiver circuit responsive to a timing signal to detect a valid data region of a data signal;
- and
- an integrating receiver circuit to receive the data signal and generate an integrated output in response to the timing signal, the integrating receiver circuit including a sampler to sample the integration output to detect a transition region associated with the data signal.
2 more elements
Dependencies are inferred from the claim text.