3D stacked integrated circuits having functional blocks configured to provide redundancy sites
AssigneeMicron Technology, Inc.
InventorTony M. Brewer
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorTony M. Brewer
Estimating the term…
A three-dimensional stacked integrated circuit (3D SIC) that can have at least a first 3D XPoint (3DXP) die and, in some examples, can have at least a second 3DXP die too. In such examples, the first 3DXP die and the second 3DXP die can be stacked. The 3D SIC can be partitioned into a plurality of columns that are perpendicular to each of the stacked dies. In such examples, when a first column of the plurality of columns is determined as failing, data stored in the first column can be replicated to a second column of the plurality of columns. Also, for example, when a part of a first column of the plurality of columns is determined as failing, data stored in the part of the first column can be replicated to a corresponding part of a second column of the plurality of columns.
A three-dimensional stacked integrated circuit (3D SIC), comprising:
A three-dimensional stacked integrated circuit (3D SIC), comprising:
A three-dimensional stacked integrated circuit (3D SIC), comprising:
Dependencies are inferred from the claim text.