Compliant layer for wafer to wafer bonding
AssigneeIntel Corporation
InventorsMauro J. Kobrinsky, Jasmeet S. Chawla, Stefan Meister, Myra McDonnell, Chytra Pawashe, Daniel Pantuso
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsMauro J. Kobrinsky, Jasmeet S. Chawla, Stefan Meister, Myra McDonnell, Chytra Pawashe, Daniel Pantuso
Estimating the term…
Techniques and mechanisms for forming a bond between wafers using a compliant layer. In an embodiment, a layer or layers of one or more compliant materials is provided on a first surface of a first wafer, and the one or more compliant layers are subsequently bonded to a second surface of a second wafer. The bonded wafers are heated to an elevated temperature at which a compliant layer exhibits non-elastic deformations to facilitate relaxation of stresses caused by wafer distortions. In another embodiment, a material of the compliant layer exhibits viscoelastic behavior at room temperature, wherein stress is mitigated by allowing wafer distortion to relax at room temperature.
A system for bonding wafers, the system comprising:
Dependencies are inferred from the claim text.