Wafer level flat no-lead semiconductor packages and methods of manufacture
AssigneeSemiconductor Components Industries, LLC
InventorsDarrell D. Truhitte, James P. Letterman, Jr.
Life of this patent
Estimating the term…
Loading patent…
AssigneeSemiconductor Components Industries, LLC
InventorsDarrell D. Truhitte, James P. Letterman, Jr.
Estimating the term…
Methods of manufacturing semiconductor packages. Implementations may include: providing a substrate with a first side, a second side, and a thickness; forming a plurality of pads on the first side of the substrate; and applying die attach material to the plurality of pads. The method may include bonding a wafer including a plurality of semiconductor die to the substrate at one or more die pads included in each die. The method may also include singulating the plurality of semiconductor die, overmolding the plurality of semiconductor die and the first side of the substrate with an overmold material, and removing the substrate to expose the plurality of pads and to form a plurality of semiconductor packages coupled together through the overmold material. The method also may include singulating the plurality of semiconductor packages to separate them.
A method of manufacturing a semiconductor package, the method comprising:
A method of manufacturing a semiconductor package, the method comprising:
A method of manufacturing a semiconductor package, the method comprising:
Dependencies are inferred from the claim text.