Methods for layout driven synthesis of transmission line routes in integrated circuits
AssigneeCadence Design Systems, Inc.
InventorsSutirtha Kabir, Vishal Agarwal, Reenee Raizada Tayal
Life of this patent
Estimating the term…
Loading patent…
AssigneeCadence Design Systems, Inc.
InventorsSutirtha Kabir, Vishal Agarwal, Reenee Raizada Tayal
Estimating the term…
A computer may generate a record of a template associated with a schematic design corresponding to an integrated circuit design. The template may have one or more instances corresponding to one or more initial parameters associated with a chain of one or more transmission line components of the integrated circuit design. The computer may then modify content of the chain of one or more transmission line components in a circuit layout corresponding to the schematic design within the maximum range limit of the one or more initial parameters. The computer may update the one or more instances according to modified contents of the one or more transmission line components in the circuit layout.
A computer-implemented method comprising:
A system, comprising:
Dependencies are inferred from the claim text.