Application defined multi-tiered wear-leveling for storage class memory systems
AssigneeFuturewei Technologies, Inc.
InventorChaohong Hu
Life of this patent
Estimating the term…
Abstract
A method implemented by a memory device, comprising obtaining, by a processor coupled to a memory, a wear-leveling policy from an application executable at the memory device, wherein the wear-leveling policy indicates a memory size by which to perform wear-leveling within an instance, wherein the instance comprises an address range assigned to the application in the memory of the memory device, obtaining, by a processor, a request to access the instance, and performing, by the processor, wear-leveling on a plurality of memory cells within the instance according to the wear-leveling policy.
Claims17
A method implemented by a memory device, comprising:
- obtaining, by a processor coupled to a memory, a wear-leveling policy from an application executable at the memory device, the wear-leveling policy indicating a memory size by which to perform wear-leveling within an instance that comprises an address range assigned to the application in the memory of the memory device, different applications being assigned different address ranges in the memory of the memory device;
- obtaining, by a processor, a request to access the instance, wherein the request to access the instance is a write request comprising an address of a sector, and wherein the wear-leveling policy indicates that the memory size by which to perform wear-leveling is the sector;
- obtaining, by the processor, a write count of the sector associated with the address in the write request;
- performing, by the processor, wear-leveling on a plurality of memory cells within the instance according to the wear-leveling policy in response to obtaining the request to access the instance;
- and
- incrementing, by the processor, a write count of the instance when the write count of the sector is greater than or equal to a write count threshold.
A memory device, comprising:
- a memory;
- and
- a processor coupled to the memory and configured to:
- obtain a wear-leveling policy from an application executable at the memory device, the wear-leveling policy indicating a memory size by which to perform wear-leveling within an instance that comprises an address range assigned to the application in the memory of the memory device, different applications being assigned different address ranges in the memory of the memory device, wherein the request to access the instance is a write request comprising an address of a nibble, and wherein the wear-leveling policy indicates that the memory size by which to perform wear-leveling is the nibble;
- obtain a request to access the instance;
- obtain a write count of the nibble associated with the address in the write request;
- perform wear-leveling on a plurality of memory cells within the instance according to the wear-leveling policy in response to the request to access the instance being obtained;
- and
- increment a write count of the nibble associated with the address in the write request.
A memory device, comprising:
- a storage class memory (SCM);
- a memory coupled to the SCM and comprising instructions;
- and
- a processor coupled to the SCM and the memory, wherein the processor executes the instructions to:
- obtain a wear-leveling policy from an application executable at the memory device, the wear-leveling policy indicating a memory size by which to perform wear-leveling within an instance that comprises an address range assigned to the application in the memory of the memory device, different applications being assigned different address ranges in the memory of the memory device;
- obtain a request to access the instance, wherein the request to access the instance is a write request comprising an address of a codeword, wherein the wear-leveling policy indicates that the memory size by which to perform wear-leveling is the codeword;
- obtain a write count of the codeword associated with the address in the write request;
- perform wear-leveling on a plurality of memory cells within the instance according to the wear-leveling policy in response to the request to access the instance being obtained;
- and
- increment a write count of a sector associated with the address when the write count of the codeword is greater than or equal to a write count threshold after the wear-leveling is performed.
Dependencies are inferred from the claim text.