Back to results
US 10,705,747 B2Granted
Latency-based storage in a hybrid memory system
AssigneeMicron Technology, Inc.
InventorsDanilo Caraccio, Emanuele Confalonieri, Marco Dallabora, Roberto Izzi, Paolo Amato, Daniele Balluchi, Luca Porzio
Life of this patent
Estimating the term…
Abstract
An example apparatus includes a hybrid memory system to couple to a host and a controller coupled to the hybrid memory system. The controller may be configured to assign a sensitivity to a command and cause the command to be selectively diverted to the hybrid memory system based, at least in part, on the assigned sensitivity.
Claims24
A method, comprising:
- assigning a sensitivity to a command associated with a main memory of a host that is separate from and coupleable to the hybrid memory system, wherein the sensitivity is based on a frequency of execution of the command and a write latency associated with the execution of the command;
- determining that the command corresponds to a particular type of file system write having a determinable write pattern associated therewith;
- and
- selectively diverting the command to a flash memory device or a phase change random access memory device of the hybrid memory system by mapping a logical block address (LBA) associated with the main memory of the host to the flash memory device or the phase change random access memory device that is configured to exhibit a lower write latency and a higher endurance when handling the command based, at least in part, on the assigned sensitivity, the command corresponding to the particular type of file system write, and the particular type of file system write having the determinable write pattern associated therewith.
1 more element
A method, comprising:
- identifying a particular type of command traffic associated with a main memory of a host that is separate from and coupleable to the hybrid memory system and executed by a host;
- assigning a sensitivity to a command, wherein the sensitivity is based on a frequency of execution of the command and a write latency associated with the execution of the command;
- determine that the command corresponds to a particular type of file system write having a determinable write pattern associated therewith;
- and
- causing the command traffic to be selectively diverted to a flash memory device or a phase change random access memory device of a hybrid memory system coupleable to the host by mapping a logical block address (LBA) associated with the main memory of the host to the flash memory device or the phase change random access memory device that is configured to exhibit a lower write latency and a higher endurance when handling the command based, at least in part, on the identified characteristic, the command corresponding to the particular type of file system write, and the particular type of file system write having the determinable write pattern associated therewith.
2 more elements
An apparatus, comprising:
- a hybrid memory system comprising a first non-volatile memory (NVM) resource, a second NVM resource, and a controller,
- wherein the controller is configured to:
- assign a sensitivity to a command associated with a main memory of a host that is separate from and coupleable to the hybrid memory system, wherein the sensitivity is based on a frequency of execution of the command and a write latency associated with execution of the command;
- determine that the command corresponds to a particular type of file system write having a determinable write pattern associated therewith;
- and
- cause the command to be selectively diverted to the first NVM or the second NVM of the hybrid memory system by mapping a logical block address (LBA) associated with the main memory of the host to the one of the first NVM or the second NVM that is configured to exhibit a lower write latency and a higher endurance when handling the command based, at least in part, on the assigned sensitivity, the command corresponding to the particular type of file system write, and the particular type of file system write having the determinable write pattern associated therewith.
3 more elements
An apparatus, comprising:
- a hybrid memory system comprising a first non-volatile memory (NVM) resource, a second NVM resource, and a controller,
- wherein the controller is configured to:
- identify a particular type of command traffic associated with a main memory of a host that is separate from and coupleable to the hybrid memory system and executed by the host;
- assign a sensitivity to a command, wherein the sensitivity is based on a frequency of execution of the command and a write latency associated with execution of the command;
- determine that the command corresponds to a particular type of file system write having a determinable write pattern associated therewith;
- and
- cause the command traffic to be selectively diverted to the first NVM or the second NVM of the hybrid memory system by mapping a logical block address (LBA) associated with the main memory of the host to the one of the first NVM or the second NVM that is configured to exhibit a lower write latency and a higher endurance when handling the command based, at least in part, on the identified characteristic, the command corresponding to the particular type of file system write, and the particular type of file system write having the determinable pattern associated therewith.
4 more elements
Dependencies are inferred from the claim text.