Partially and fully parallel normaliser
AssigneeImagination Technologies Limited
InventorTheo Alan Drane
Life of this patent
Estimating the term…
Abstract
Hardware logic arranged to normalise (or renormalise) an n-bit input number is described in which at least a proportion of a left shifting operation is performed in parallel with a leading zero count operation. In various embodiments the left shifting and the leading zero count are performed independently. In various other embodiments, a subset of the bits output by a leading zero counter are input to a left shifter and the output from the left shifter is input to a renormalisation block which completes the remainder of the left shifting operation independently of any further input from the leading zero counter.
Claims18
Hardware logic arranged to normalize or renormalize a binary number, the hardware logic comprising:
- a zero counter arranged to determine a number of leading or trailing zeros in the binary number;
- and
- normalization logic arranged to perform normalization or renormalization of the binary number;
- wherein at least a portion of the normalization logic is arranged to operate independently of the zero counter.
A method of normalizing or renormalizing a binary number, the method comprising:
- determining, by hardware logic a number of leading or trailing zeros in the binary number in a zero counter;
- and
- normalizing or renormalizing the binary number in normalization logic, and wherein at least a portion of the normalization logic is arranged to operate independently of the zero counter.
A non-transitory computer readable storage medium having stored thereon computer executable program code that when executed causes at least one processor to
- determine a number of leading or trailing zeros in a binary number in a zero counter;
- and
- normalizing or renormalizing the binary number, wherein at least a portion of the normalization or renormalization is performed independently of the zero counter.
A non-transitory computer readable storage medium having stored thereon computer executable program code that, when executed at a computer system for generating a representation of a digital circuit from definitions of circuit elements and data defining rules for combining those circuit elements, cause the computer system to generate hardware logic arranged to normalise or renormalize a binary number, the hardware logic comprising:
- a zero counter arranged to determine a number of leading or trailing zeros in the binary number;
- and
- normalization logic arranged to perform normalization or renormalization of the binary number,
- wherein at least a portion of the normalization logic is arranged to operate independently of the zero counter.
Dependencies are inferred from the claim text.