Reflection-canceling package trace design
AssigneeCredo Technology Group Limited
InventorsXike Liu, Mengying Ma
Life of this patent
Estimating the term…
Loading patent…
AssigneeCredo Technology Group Limited
InventorsXike Liu, Mengying Ma
Estimating the term…
A package trace design technique provides at least partial cancelation of reflections. In one illustrative method of providing a high-bandwidth chip-to-chip link with a first die coupled to a second die via a first substrate trace, an intermediate trace, and a second substrate trace, the method includes: (a) determining a first propagation delay for an electrical signal to traverse the first substrate trace, the electrical signal having a predetermined symbol interval; (b) determining a second propagation delay for the electrical signal to traverse the second substrate trace; and (c) setting a length for at least one of the first and second substrate traces, the length yielding a difference between the first and second propagation delays, the difference having a magnitude equal to half the predetermined symbol interval.
A method of providing a high-bandwidth chip-to-chip link having a first die coupled to a second die via a first substrate trace, an intermediate trace, and a second substrate trace, the method comprising:
An electronic assembly that comprises:
A packaged transceiver for serializer-deserializer (SerDes) communication with a remote transceiver, the packaged transceiver comprising:
A non-transitory information storage medium having software that causes a computer to implement a method comprising:
Dependencies are inferred from the claim text.