Back to results
US 10,652,067 B2Granted
Orthogonal differential vector signaling codes with embedded clock
AssigneeKandou Labs, S.A.
InventorsBrian Holden, Amin Shokrollahi
Life of this patent
Estimating the term…
Abstract
Orthogonal differential vector signaling codes are described which support encoded sub-channels allowing transport of distinct but temporally aligned data and clocking signals over the same transport medium. Embodiments providing enhanced LPDDR interfaces are described which are suitable for implementation in both conventional high-speed CMOS and DRAM integrated circuit processes.
Claims16
A method comprising:
- obtaining a set of inputs comprising at least one input data signal and at least one clock signal, wherein the at least one clock signal is data-aligned to the at least one input data signal;
- generating symbols of a codeword of a balanced vector signaling code wherein all symbols of any given codeword sum to zero, the symbols representing a transformation of the set of inputs with a plurality of mutually orthogonal sub-channel vectors that collectively form an orthogonal matrix, each sub-channel vector weighted by a respective input of the set of inputs;
- and
- transmitting each symbol of the codeword as an analog signal over a respective wire of a multi-wire bus.
1 more element
An apparatus comprising:
- an encoder configured to obtain a set of inputs comprising at least one input data signal and at least one clock signal, wherein the at least one clock signal is data-aligned to the at least one input data signal, and to responsively generate symbols of a codeword of a balanced vector signaling code wherein symbols of any given codeword sum to zero, the symbols representing a transformation of the set of inputs with a plurality of mutually orthogonal sub-channel vectors that collectively form an orthogonal matrix, each sub-channel vector weighted by a respective input of the set of inputs;
- and
- a plurality of drivers configured to transmit each symbol of the codeword as an analog signal over a respective wire of a multi-wire bus.
Dependencies are inferred from the claim text.