Thin film transistor array substrate, method for manufacturing the same, and display device
AssigneeBoe Technology Group Co., Ltd.
InventorHehe Hu
Life of this patent
Estimating the term…
Abstract
A thin film transistor array substrate, a method for manufacturing the same and a display device are provided. The TFT array substrate includes: a substrate, and a gate electrode, a common electrode, a gate insulation layer, an active layer, a source electrode and a drain electrode arranged on the substrate. The TFT array substrate further includes: a pixel electrode, arranged on the gate insulation layer, overlapped with and jointed to the drain electrode; a passivation layer, arranged on the gate insulation layer and a channel between the source and drain electrodes; and a common electrode line, arranged on a plane identical to the pixel electrode.
Claims10
A thin film transistor (TFT) array substrate, comprising:
- a substrate, and a gate electrode, a common electrode, a gate insulation layer, an active layer, a source electrode and a drain electrode arranged on the substrate, wherein the TFT array substrate further comprises:
- a pixel electrode, arranged on the gate insulation layer, overlapped with and jointed to the drain electrode;
- a passivation layer, arranged on the gate insulation layer and a channel between the source and drain electrodes;
- and
- a common electrode line, arranged in a layer different from the common electrode and arranged on a plane identical to the pixel electrode.
A display device, comprising:
- a thin film transistor (TFT) array substrate;
- wherein the thin film transistor array substrate comprises:
- a substrate, and a gate electrode, a common electrode, a gate insulation layer, an active layer, a source electrode and a drain electrode arranged on the substrate, wherein the TFT array substrate further comprises:
- a pixel electrode, arranged on the gate insulation layer, overlapped with and jointed to the drain electrode;
- a passivation layer, arranged on the gate insulation layer and a channel between the source and drain electrodes;
- and
- a common electrode line, arranged in a layer different from the common electrode and arranged on a plane identical to the pixel electrode.
Dependencies are inferred from the claim text.