Array substrate, its manufacturing method and display device
AssigneesBoe Technology Group Co., Ltd., Hefei Boe Optoelectronics Technology Co., Ltd.
InventorsChuanbao Chen, Yan Wang
Life of this patent
Estimating the term…
Abstract
An array substrate, a method for manufacturing the array substrate and a display device are provided. The array substrate includes a gate electrode, a gate line, a gate insulation layer, a source electrode, a drain electrode, a data line, a common electrode and a common electrode line arranged on base substrate. The common electrode line is directly connected to the common electrode.
Claims13
An array substrate, comprising a gate electrode, a gate line, a gate insulation layer, a source electrode, a drain electrode, a data line, a common electrode and a common electrode line which are arranged on a base substrate, wherein the common electrode line is directly connected to the common electrode,
- wherein the common electrode line is arranged in a layer and made of a material identical to the source electrode, the drain electrode and the data line,
- wherein two adjacent common electrode lines in a direction parallel to the gate line are electrically connected to each other through a jumper wire, the jumper wire is a metal wire, and arranged in a layer and made of a material identical to the gate electrode and the gate line,
- wherein the jumper wire is arranged in an extension direction of the common electrode line electrically connected to the jumper wire,
- wherein the two adjacent common electrode lines arranged in the direction parallel to the gate line are electrically connected to each other by the jumper wire through a first via-hole and a second via-hole, and the first via-hole and the second via-hole are arranged below the common electrode lines respectively and penerate through the gate insulation layer.
A method for manufacturing an array substrate, the array substrate comprising a gate electrode, a gate line, a gate insulation layer, a source electrode, a drain electrode, a data line, a common electrode and a common electrode line which are arranged on a base substrate, wherein the method comprises;
- forming the common electrode line and the common electrode directly connected to each other;
- forming the source electrode, the drain electrode, the data line and the common electrode line through a single patterning process;
- forming a jumper wire for electrically connecting two adjacent common electrode lines arranged in a direction parallel to the gate line;
- forming the gate electrode, the gate line and the jumper wire through a single patterning process.
A method for manufacturing an array substrate, comprising:
- Step S1 of providing a base substrate, and forming a gate line, a jumper wire and a gate electrode on the base substrate through a single patterning process;
- Step S2 of forming a gate insulation layer provided with a via-hole on the base substrate obtained after Step S1;
- Step S3 of forming a pattern of a semiconductor layer on the base substrate obtained after Step S2;
- Step S4 of forming a source electrode, a drain electrode, a data line and a common electrode line on the base substrate obtained after Step S3;
- Step S5 of forming a pattern of a common electrode on the base substrate obtained after Step S4;
- Step S6 of forming a passivation layer with a via-hole on the base substrate obtained after Step S5;
- and
- Step S7 of forming a pattern of a pixel electrode on the base substrate obtained after Step S6.
Dependencies are inferred from the claim text.