Semiconductor device and method of forming wafer level ground plane and power ring
AssigneeJCET Semiconductor (Shaoxing) Co., Ltd.
InventorsGuruprasad G. Badakere, Zigmund R. Camacho, Lionel Chien Hui Tay
Life of this patent
Estimating the term…
Loading patent…
AssigneeJCET Semiconductor (Shaoxing) Co., Ltd.
InventorsGuruprasad G. Badakere, Zigmund R. Camacho, Lionel Chien Hui Tay
Estimating the term…
A semiconductor die has active circuits formed on its active surface. Contact pads are formed on the active surface of the semiconductor die and coupled to the active circuits. A die extension region is formed around a periphery of the semiconductor die. Conductive THVs are formed in the die extension region. A wafer level conductive plane or ring is formed on a center area of the active surface. The conductive plane or ring is connected to a first contact pad to provide a first power supply potential to the active circuits, and is electrically connected to a first conductive THV. A conductive ring is formed partially around a perimeter of the conductive plane or ring and connected to a second contact pad for providing a second power supply potential to the active circuits. The conductive ring is electrically connected to a second THV.
A method of making a semiconductor device, comprising:
A method of making a semiconductor device, comprising:
A semiconductor device, comprising:
A semiconductor device, comprising:
Dependencies are inferred from the claim text.