Imaging device, monitoring device, and electronic appliance
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorYoshiyuki Kurokawa
Life of this patent
Estimating the term…
Abstract
An imaging device capable of detecting differences with low power consumption is provided. The imaging device includes a pixel including a photoelectric conversion element and a transistor; an analog processing circuit; and a digital processing circuit. The imaging device is operated in a first mode and a second mode. In the first mode, the analog processing circuit detects a difference between first imaging data taken by the pixel and second imaging data taken by the pixel and generates a trigger signal on the basis of the value of the difference. In the second mode, the digital processing circuit converts third imaging data taken by the pixel into digital data. Switching from the first mode to the second mode is performed on the basis of the trigger signal.
Claims16
An imaging device comprising:
- a pixel comprising a photoelectric conversion element, first to fifth transistors, and first and second capacitors;
- an analog processing circuit;
- and
- a digital processing circuit,
- wherein the imaging device operates in a first mode and a second mode,
- wherein in the first mode, difference data between first imaging data taken by the pixel at a first time and second imaging data taken by the pixel at a second time is obtained by the pixel, and the analog processing circuit performs a sum-of-absolute-difference operation of the difference data and generates a trigger signal when a movement is detected from the first and second imaging data,
- wherein in the second mode, the digital processing circuit converts third imaging data taken by the pixel at a third time into digital data,
- wherein switching from the first mode to the second mode is performed on the basis of the trigger signal,
- wherein one of a source and a drain of the first transistor is electrically connected to the photoelectric conversion element,
- wherein the other of the source and the drain of the first transistor is electrically connected to one of a source and a drain of the second transistor and a first terminal of the first capacitor,
- wherein one of a source and a drain of the third transistor is electrically connected to a second terminal of the first capacitor, a first terminal of the second capacitor, and a gate of the fourth transistor,
- wherein one of a source and a drain of the fourth transistor is electrically connected to one of a source and a drain of the fifth transistor, and
- wherein the other of the source and the drain of the fifth transistor is electrically connected to the analog processing circuit.
An imaging device comprising:
- a pixel comprising a photoelectric conversion element, first to fifth transistors, and first and second capacitors;
- an analog processing circuit;
- and
- a digital processing circuit,
- wherein the imaging device operates in a first mode and a second mode,
- wherein in the first mode, difference data between first imaging data taken by the pixel at a first time and second imaging data taken by the pixel at a second time is stored in the pixel, and the analog processing circuit reads the difference data to perform a sum-of-absolute-difference operation of the difference data and generates a trigger signal when a movement is detected from the first and second imaging data,
- wherein in the second mode, third imaging data taken by the pixel at a third time is stored in the pixel, the digital processing circuit converts the third imaging data into digital data,
- wherein switching from the first mode to the second mode is performed on the basis of the trigger signal,
- wherein one of a source and a drain of the first transistor is electrically connected to the photoelectric conversion element,
- wherein the other of the source and the drain of the first transistor is electrically connected to one of a source and a drain of the second transistor and a first terminal of the first capacitor,
- wherein one of a source and a drain of the third transistor is electrically connected to a second terminal of the first capacitor, a first terminal of the second capacitor, and a gate of the fourth transistor,
- wherein one of a source and a drain of the fourth transistor is electrically connected to one of a source and a drain of the fifth transistor, and
- wherein the other of the source and the drain of the fifth transistor is electrically connected to the analog processing circuit.
Dependencies are inferred from the claim text.