US 10,591,953 B2Granted

Signal processing apparatus and method

AssigneeSony Semiconductor Solutions Corporation

InventorsSotaro Ohara, Katsuyuki Tanaka, Katsumi Takaoka, Keita Izumi, Suguru Houchi, Gaku Hidai, Yutaka Takagi, Hideki Takahashi, Hideki Awata, Yasushi Katayama, Naoki Yoshimochi, Toshimasa Shimizu

Life of this patent

Estimating the term…

patentgrep

Loading patent…

Abstract

The present disclosure relates to a signal processing apparatus and method that enables to reduce required power. In the signal processing apparatus, a RTC of a main chip and a RTC of a power supply chip are synchronized before power supply of the main chip is stopped, and the RTC of the main chip is synchronized with the time of the RTC of the power supply chip after the power supply of the main chip is restored. In this way, the RTC uses continuous time information before and after the stop. The present disclosure is capable of being applied to, for example, a GPS module in which a digital circuit includes a plurality of chips.

Claims6

Dependent claims

A signal processing apparatus, comprising:

a central processing unit (CPU) configured to:
read a first time data from a first chip, wherein
the first chip includes a first real time clock (RTC) configured to hold a time based on an execution of a count operation in response to a clock signal, and
the first chip is configured to control an operation;
store a future time data in a first register of the first chip and in a second register of a second chip, wherein the future time data is stored based on the read first time data;
stop a power supply of the second chip, based on the storage of the future time data, wherein the power supply is stopped such that a second RTC of the second chip, is reset, wherein the second RTC is different from the first RTC;
and
synchronize the time of the first RTC with a time of the second RTC based on a comparison of the future time data with a current time data of the first RTC.

5 more elements

Dependencies are inferred from the claim text.

Facts

Application: 15/577,183Filed 20 May 2016
Priority: JP 2015-1149115 Jun 2015
Published: US 2018/0210487 A126 Jul 2018
Granted: 17 Mar 2020
Term ends: Not estimatedThe source records don’t support an estimate.

Classification10 codes

G06F 1/12
Generating or distributing clock signals or signals derived directly therefrom: synchronisation of different clock signals provided by a plurality…
G04G 3/00
Producing timing pulses
G04G 7/00
Synchronisation
G06F 1/14
Generating or distributing clock signals or signals derived directly therefrom: time supervision arrangements, e.g. real time clock