Loading patent…
AssigneesThe Board of Trustees of the Leland Stanford Junior University, The Board of Trustees of the University of Illinois
InventorsSubhasish Mitra, Keith Campbell, David Lin, Deming Chen
Estimating the term…
Disclosed are improved methods and structures for verifying integrated circuits and in particular systems-on-a-chip constructed therefrom. Our methods—which we call Quick Error Detection—Hardware (QED-H)—advantageously quickly detect and fix anomalies (bugs) within SoC hardware components—and in particular customized SoC hardware components that are not necessarily software programmable. Of further advantage, methods according to the present disclosure are compatible with existing Quick Error Detection (QED) techniques while being extensible to target software-programmable components as well. In sharp contrast to prior art methods, method(s) according to the present disclosure represent a new system validation methodology that builds validation checks in both software and hardware components seamlessly and systematically, thus enabling extremely quick error detection and localization for all digital components of the entire SoC advantageously producing productivity and time-to-market gains.
A computer implemented method for system-level validation of a digital hardware system comprising the steps of:
Dependencies are inferred from the claim text.