Ternary content addressable memory wiring arrangement
AssigneeRenesas Electronics Corporation
InventorMakoto Yabuuchi
Life of this patent
Estimating the term…
Loading patent…
AssigneeRenesas Electronics Corporation
InventorMakoto Yabuuchi
Estimating the term…
A semiconductor storage device includes: a first memory cell joined to first and second word lines and a first match line; and a second memory cell joined to the first and second word lines and a second match line. The first and second memory cells are arranged adjacent to each other in planar view, and the first and second word lines are formed using wirings of a first wiring layer. The first and second match lines are formed using wirings of a second wiring layer provided adjacent to the first wiring layer. The first and second word lines are provided in parallel with each other between two first wirings to which a first reference potential is supplied. The first and second match lines are provided in parallel with each other between two second wirings to which the first reference potential is supplied.
A semiconductor storage device comprising:
Dependencies are inferred from the claim text.