Back to results
US 10,540,179 B2Granted
Apparatus and method for bonding branch instruction with architectural delay slot
AssigneeMIPS Tech, LLC
InventorsRanganathan Sudhakar, Parthiv Pota
Life of this patent
Estimating the term…
Abstract
A processor is configured to identify a branch instruction immediately followed by an architectural delay slot. A single bonded instruction comprising the branch instruction immediately followed by the architectural delay slot is created. The single bonded instruction is loaded into an instruction buffer.
Claims10
A processor in electronic hardware, comprising:
- an instruction buffer;
- and
- an instruction fetch unit connected to the instruction buffer, the instruction fetch unit configured to:
- identify a branch instruction immediately followed by an architectural delay slot;
- create a single bonded instruction comprising the branch instruction immediately followed by the architectural delay slot;
- and
- load the single bonded instruction into the instruction buffer,
- wherein the processor is configured to process the single bonded instruction as a single instruction in a dispatch pipe stage, wherein the single bonded instruction is created before branch direction prediction of the branch instruction and wherein the processor is configured as a Reduced Instruction Set Computer (RISC) processor.
5 more elements
A non-transitory computer readable storage medium comprising executable instructions to define a processor configured to:
- identify a branch instruction immediately followed by an architectural delay slot;
- create a single bonded instruction comprising the branch instruction immediately followed by the architectural delay slot;
- load the single bonded instruction into an instruction buffer;
- and
- process the single bonded instruction as a single instruction in a dispatch pipe stage, wherein the single bonded instruction is created before branch direction prediction of the branch instruction and wherein the processor is configured as a Reduced Instruction Set Computer (RISC) processor.
2 more elements
Dependencies are inferred from the claim text.