High speed, high voltage, amplifier output stage using linear or class D topology
OwnerBruce T. Williamsinventor
Life of this patent
Estimating the term…
Loading patent…
OwnerBruce T. Williamsinventor
Estimating the term…
Each sub-stage of an amplifier stage includes a resistor coupled to another resistor in an adjacent sub-stage or to a high DC voltage, the resistor and the other resistor forming part of a string of equal valued resistors; an FET having a source coupled to a cathode of a Zener diode coupled in parallel with a capacitor, a drain coupled to another sub-stage in the string, an output node of the amplifier stage, or the high DC voltage; and at least one active device coupled to a gate of the FET and coupled to the resistor for providing high impedance between a voltage on a node of the resistor and the gate of the FET and a low impedance between the at least one active device and the gate of the FET, the at least one active device coupled to both the cathode and an anode of the Zener diode.
An amplifier output stage comprising a string of sub-stages, each sub-stage comprising:
An amplifier output stage comprising a positive side and a negative side,
Dependencies are inferred from the claim text.