# US 10,504,923 B2 · Display unit and electronic apparatus with different pixel arrangements

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 10,504,923 B2
- Document ID: US10504923B2
- Status: Granted
- Kind: B2
- Application number: 16/032,474
- Filed: 2018-07-11
- Published: 2018-12-06
- Granted: 2019-12-10
- Earliest claimed: 2014-05-07
- Assignees: Sony Corporation
- Applicants: Sony Corporation
- Inventors: Naoya Kasahara; Michihiro Kanno
- Web page: https://patentgrep.com/patent/US10504923B2

## CPC

- H10D 86/60: wherein the TFTs are in active matrices
- G09G 3/20: for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix {no fixed position being assigned to or needed to be assigned to the individual characters or partial characters}
- G09G 3/30: using electroluminescent panels
- G09G 3/3225: using an active matrix
- G09G 3/3233: with pixel circuitry controlling the current through the light-emitting element
- H10D 86/421: {having a particular composition, shape or crystalline structure of the active layer}
- H10D 86/441: {Interconnections, e.g. scanning lines}
- H10D 86/481: {integrated with passive devices, e.g. auxiliary capacitors}
- H10K 59/1213: {the pixel elements being TFTs}
- H10K 59/131: Interconnections, e.g. wiring lines or terminals
- G09G 2300/0426: Layout of electrodes and connections
- G09G 2300/0452: Details of colour pixel setup, e.g. pixel composed of a red, a blue and two green components
- G09G 2300/0814: used for selection purposes, e.g. logical AND for partial update
- G09G 2300/0819: used for counteracting undesired variations, e.g. feedback or autozeroing
- G09G 2300/0852: being a dynamic memory with more than one capacitor
- G09G 2310/0262: The addressing of the pixel, in a display other than an active matrix LCD, involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependent on signals of two data electrodes
- H10D: INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)
- H10K: ORGANIC ELECTRIC SOLID-STATE DEVICES

## Abstract

A display unit of the present disclosure includes a plurality of pixel circuits each including a light-emitting element, a drive transistor that has a drain and a source and supplies a current to the light-emitting element, and a control transistor connected to the drain or the source of the drive transistor. One channel portion is formed for two control transistors in respective adjacent two of the pixel circuits.

## Claims

### Claim 1

A display device, comprising:
a substrate;
a first pixel, a second pixel, a third pixel and a fourth pixel disposed on the substrate, wherein each of the first pixel, the second pixel, the third pixel and the fourth pixel includes:
a driving transistor, and
a light emitting element including a first electrode, an organic layer on the first electrode and a second electrode on the organic layer; and
wherein the first pixel, the second pixel and the third pixel are arranged along a first direction in a plan view,
wherein the second pixel and the fourth pixel are arranged along a second direction in the plan view,
wherein a channel portion of the driving transistor in the first pixel, a channel portion of the driving transistor in the second pixel and a channel portion of the driving transistor in the third pixel are separately arranged along the first direction, and
wherein the channel portion of the driving transistor in the second pixel and a channel portion of the driving transistor in the fourth pixel are continuously arranged along the second direction.

### Claim 2 (depends on 1)

The display device according to claim 1,
wherein each of the first pixel, the second pixel, the third pixel and the fourth pixel includes
a write transistor,
a control transistor,
a power source transistor,
a capacitor,
a first metal layer and
a second metal layer.

### Claim 3 (depends on 2)

The display device according to claim 2,
wherein the first metal layer is electrically connected to a control terminal of the write transistor.

### Claim 4 (depends on 2)

The display device according to claim 2,
wherein the second metal layer is electrically connected to a control terminal of the control transistor.

### Claim 5 (depends on 2)

The display device according to claim 2,
wherein the first metal layer and the second metal layer are separated.

### Claim 6 (depends on 2)

The display device according to claim 2,
wherein the channel region of the driving transistor, a channel region of the control transistor and a channel region of the power source transistor are integrally arranged in each of the first pixel, the second pixel, the third pixel and the fourth pixel.

### Claim 7 (depends on 2)

The display device according to claim 2, further comprising:
a data line electrically connected to a second terminal of the write transistor in each of the first pixel, the second pixel, the third pixel and the fourth pixel.

### Claim 8 (depends on 2)

The display device according to claim 2, further comprising:
a current power line electrically connected to a second terminal of the power source transistor in each of the first pixel, the second pixel, the third pixel and the fourth pixel.

### Claim 9 (depends on 1)

The display device according to claim 1, wherein
the first electrode is electrically connected to a first terminal of the drive transistor in each of the first pixel, the second pixel, the third pixel and the fourth pixel.

### Claim 10 (depends on 2)

The display device according to claim 2, wherein
a first terminal of the power source transistor is electrically connected to a second terminal of the drive transistor in each of the first pixel, the second pixel, the third pixel and the fourth pixel.

### Claim 11 (depends on 2)

The display device according to claim 2, wherein
the capacitor is electrically connected to a control terminal of the drive transistor in each of the first pixel, the second pixel, the third pixel and the fourth pixel.

### Claim 12 (depends on 2)

The display device according to claim 2, wherein
a first terminal of the control transistor is electrically connected to a first terminal of the drive transistor in each of the first pixel, the second pixel, the third pixel and the fourth pixel.

### Claim 13 (depends on 2)

The display device according to claim 2, wherein
the capacitor is electrically connected to the power source transistor in each of the first pixel, the second pixel, the third pixel and the fourth pixel.

### Claim 14 (depends on 1)

The display device according to claim 1, further comprising:
a data line electrically connected to the second pixel and the fourth pixel.

### Claim 15 (depends on 1)

The display device according to claim 1, further comprising:
a current power line electrically connected to the second pixel and the fourth pixel.
