# US 10,483,986 B1 · Phase aligning phase locked loop (PLL) circuit

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 10,483,986 B1
- Document ID: US10483986B1
- Status: Granted
- Kind: B1
- Application number: 16/135,508
- Filed: 2018-09-19
- Granted: 2019-11-19
- Earliest claimed: 2018-09-19
- Assignees: Rockwell Collins, Inc.
- Applicants: Rockwell Collins, Inc.
- Inventors: Michael C. Meholensky; Robert D. Pond
- Web page: https://patentgrep.com/patent/US10483986B1

## CPC

- H03L 7/08: Details of the phase-locked loop
- H03L 7/0805: {the loop being adapted to provide an additional control signal for use outside the loop}
- H03L 7/081: provided with an additional controlled phase shifter {(H03L7/0998 takes precedence)}
- H03J 2200/11: Cellular receiver, e.g. GSM, combined with a GPS receiver
- H04B 3/462: Testing group delay or phase shift, e.g. timing jitter
- H04L 7/02: Speed or phase control by the received code signals, the signals containing no special synchronisation information {(H04L7/0075 takes precedence)}
- H04L 7/033: using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L 7/04: Speed or phase control by synchronisation signals {(H04L7/0075 takes precedence)}
- H03L: AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES (generation of oscillations H03B)
- H03J: TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
- H04B: TRANSMISSION
- H04L: TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION (arrangements common to telegraphic and telephonic communication H04M)

## Abstract

A signal phase aligning system includes a signal generator configured to generate a signal. The system further includes a phase locked loop circuit configured to generate a phase locked loop signal based on the signal generated by the signal generator. The system includes a phase aligning circuit configured to align a phase of the phase locked loop signal with a phase of the signal generated by the signal generator.

## Claims

### Claim 1

A signal phase aligning system, the system comprising:
a signal generator configured to generate a signal;
a phase locked loop circuit configured to generate a phase locked loop signal based on the signal generated by the signal generator, wherein the phase locked loop circuit comprises:
a phase detector circuit configured to generate a voltage signal, wherein a value of the voltage signal is based on a relative difference in phase between the phase locked loop signal and the signal generated by the signal generator;
a loop filter configured to receive the voltage signal of the phase detector circuit as an input and generate a filtered signal as a loop filter output based on the voltage signal; and
a voltage controlled oscillator, wherein the voltage controlled oscillator is configured to generate the phase locked loop signal at a frequency proportional to a voltage of the filtered signal, the phase locked loop signal generated as a voltage controlled oscillator output of the voltage controlled oscillator; and
a phase aligning circuit configured to align a phase locked loop signal phase of the phase locked loop signal with a signal phase of the signal generated by the signal generator, wherein the phase aligning circuit is configured to receive a control input, wherein the phase aligning circuit receives the filtered signal as the control input, wherein the phase aligning circuit is configured to shift the phase locked loop signal phase of the phase locked loop signal based on the control input, wherein the phase aligning circuit comprises a phase shifter configured to generate a shifted signal as a phase shifter output based on the phase locked loop signal output by the voltage controlled oscillator, wherein the voltage controlled oscillator output of the voltage controlled oscillator and the loop filter output of the loop filter are both inputs to the phase shifter.

### Claim 2 (depends on 1)

The system of claim 1, further comprising:
a second phase locked loop circuit configured to generate a second phase locked loop signal based on the signal generated by the signal generator; and
a second phase aligning circuit configured to align a second phase locked loop signal phase of the second phase locked loop signal with the signal phase of the signal generated by the signal generator;
wherein the phase locked loop signal phase of the phase locked loop signal and the second phase locked loop signal phase of the second phase locked loop signal are aligned by the phase aligning circuit and the second phase aligning circuit.

### Claim 3 (depends on 1)

The system of claim 1, the phase shifter is configured to shift the phase locked loop signal phase of the phase locked loop signal to the signal phase of the signal generated by the signal generator.

### Claim 4 (depends on 1)

The system of claim 1, wherein the phase locked loop circuit and the phase aligning circuit are combined in a single integrated circuit.

### Claim 5 (depends on 1)

The system of claim 1, wherein the phase locked loop circuit comprises a frequency divider circuit, wherein the phase locked loop circuit generates the phase locked loop signal based on the frequency divider circuit.

### Claim 6 (depends on 1)

The system of claim 1, further comprising a plurality of other phase aligning circuits each configured to generate one of a plurality of other shifted signals based on a plurality of phase locked loop signals generated by a plurality of other phase locked loop circuits based on the signal, wherein the shifted signal, the plurality of other shifted signals, and the signal are all in phase.

### Claim 7 (depends on 6)

The system of claim 6, wherein the shifted signal and the plurality of other shifted signals are inputs to one or more avionics systems of an aircraft.

### Claim 8 (depends on 7)

The system of claim 7, wherein the one or more avionics systems comprise a plurality of circuits of a phased array system of the aircraft, wherein the plurality of circuits are configured to transmit or receive phased array signals based on the shifted signal and the plurality of other shifted signals, wherein each of the plurality of circuits receives one of the shifted signal and the plurality of other shifted signals.

### Claim 9

A signal phase aligning circuit, the circuit comprising:
a signal generator circuit configured to generate a signal;
a phase locked loop circuit configured to generate a phase locked loop signal based on the signal generated by the signal generator circuit, wherein the phase locked loop circuit comprises a phase detector, a loop filter, and a voltage controlled oscillator, wherein the voltage controlled oscillator is configured to generate the phase locked loop signal at a frequency proportional to a voltage of a filtered signal generated by the phase detector and filtered by the loop filter, wherein the phase detector is configured to generate a phase detector signal as a difference in phase between the phase locked loop signal and the signal generated by the signal generator circuit, wherein the loop filter is configured to generate the filtered signal based on the phase detector signal by filtering the phase detector signal; and
a phase aligning circuit configured to receive a control input and align a phase locked loop signal phase of the phase locked loop signal with a signal phase of the signal generated by the signal generator circuit based on the control input, wherein the control input is the filtered signal, wherein the phase aligning circuit is a phase shifter, wherein the phase aligning circuit is configured to generate a shifted signal as a phase aligning circuit output based on the phase locked loop signal output by the voltage controlled oscillator, wherein a voltage controlled oscillator output of the voltage controlled oscillator and a loop filter output of the loop filter are both inputs to the phase aligning circuit.

### Claim 10 (depends on 9)

The circuit of claim 9, further comprising:
a second phase locked loop circuit configured to generate a second phase locked loop signal based on the signal generated by the signal generator circuit; and
a second phase aligning circuit configured to align a second phase locked loop signal phase of the second phase locked loop signal with the signal phase of the signal generated by the signal generator circuit;
wherein the phase locked loop signal phase of the phase locked loop signal and the second phase locked loop signal phase of the second phase locked loop signal are aligned by the phase aligning circuit and the second phase aligning circuit.

### Claim 11 (depends on 9)

The circuit of claim 9, wherein the phase shifter is configured to shift the phase locked loop signal phase of the phase locked loop signal to the signal phase of the signal generated by the signal generator circuit.

### Claim 12 (depends on 9)

The circuit of claim 9, wherein the phase locked loop circuit comprises a frequency divider circuit, wherein the phase locked loop circuit generates the phase locked loop signal based on the frequency divider circuit.

### Claim 13 (depends on 9)

The circuit of claim 9, wherein the phase locked loop circuit and the phase aligning circuit are each a separate integrated circuit.

### Claim 14 (depends on 9)

The circuit of claim 9, wherein the shifted signal is an avionics system input to one or more avionics systems of an aircraft.

### Claim 15 (depends on 14)

The circuit of claim 14, wherein the one or more avionics systems comprise one or more circuits of a phased array system of the aircraft, wherein the one or more circuits of the phased array system transmit or receive phased array signals based on the shifted signal.

### Claim 16

An integrated circuit, the integrated circuit comprising:
a first phase locked loop circuit configured to generate a first phase locked loop signal based on a signal generated by a signal generator, wherein the first phase locked loop circuit comprises:
a phase detector circuit configured to generate a voltage signal wherein a value of the voltage signal is based on a relative difference in phase between the first phase locked loop signal and the signal generated by the signal generator;
a loop filter configured to receive the voltage signal of the phase detector circuit as an input and generate a filtered signal as a loop filter output based on the voltage signal; and
a voltage controlled oscillator, wherein the voltage controlled oscillator is configured to generate the first phase locked loop signal at a frequency proportional to a voltage of the filtered signal, the first phase locked loop signal generated as a voltage controlled oscillator output of the voltage controlled oscillator;
a first phase aligning circuit configured to align a first phase locked loop signal phase of the first phase locked loop signal with a signal phase of the signal generated by the signal generator, wherein the first phase aligning circuit receives a control input, wherein the first phase aligning circuit receives the filtered signal as the control input, wherein the first phase aligning circuit is configured to shift the first phase locked loop signal phase of the first phase locked loop signal based on the control input, wherein the first phase aligning circuit comprises a phase shifter, wherein the phase shifter is configured to generate a shifted signal as a phase shifter output based on the phase locked loop signal output by the voltage controlled oscillator, wherein the voltage controlled oscillator output of the voltage controlled oscillator and the loop filter output of the loop filter are both inputs to the phase shifter;
a second phase locked loop circuit configured to generate a second phase locked loop signal based on the signal generated by the signal generator; and
a second phase aligning circuit configured to align a second phase locked loop signal phase of the second phase locked loop signal with the signal phase of the signal of the signal generator;
wherein the first phase locked loop signal phase of the first phase locked loop signal is aligned with the second phase locked loop signal phase of the second phase locked loop signal.

### Claim 17 (depends on 16)

The integrated circuit of claim 16, wherein the phase shifter is configured to shift the first phase locked loop signal phase of the first phase locked loop signal to the signal phase of the signal of the signal generator, aligning the first phase locked loop signal phase of the first phase locked loop signal with the signal phase of the signal of the signal generator.

### Claim 18 (depends on 16)

The integrated circuit of claim 16, wherein the second phase aligning circuit receives a second control input, wherein the second phase aligning circuit is configured to shift the second phase locked loop signal phase of the second phase locked loop signal based on the second control input;
wherein the second phase locked loop circuit comprises:
a second phase detector circuit configured to generate a second voltage signal, wherein the second voltage signal is proportional to a second difference in phase between the second phase locked loop signal and the signal generated by the signal generator; and
a second loop filter configured to receive the second voltage signal of the second phase detector circuit as a second input and generate a second filtered signal as a second loop filter output based on the second voltage signal;
wherein the second phase aligning circuit receives the second filtered signal as the second control input.

### Claim 19 (depends on 16)

The integrated circuit of claim 16, wherein the first phase locked loop signal and the second phase locked loop signal are avionics system inputs to one or more avionics systems of an aircraft.

### Claim 20 (depends on 19)

The integrated circuit of claim 19, wherein the one or more avionics systems comprise one or more circuits of a phased array system of the aircraft, wherein the one or more circuits of the phased array system transmit or receive phased array signals based on the first phase locked loop signal.
