# US 10,483,948 B2 · RC oscillator, motor-driven integrated circuit, and motor device

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 10,483,948 B2
- Document ID: US10483948B2
- Status: Granted
- Kind: B2
- Application number: 15/803,180
- Filed: 2017-11-03
- Published: 2018-05-10
- Granted: 2019-11-19
- Earliest claimed: 2016-11-04
- Assignees: Johnson Electric International AG
- Applicants: Johnson Electric S.A.
- Inventors: Chiping Sun; Ken Wong; Huimin Guo; Yat Tung Lai; Shujuan Huang
- Web page: https://patentgrep.com/patent/US10483948B2

## CPC

- H03K 3/011: Modifications of generator to compensate for variations in physical values, e.g. voltage, temperature {(to maintain energy constant H03K3/015)}
- H03K 5/135: by the use of time reference signals, e.g. clock signals
- H02P 6/17: and for generating speed information
- H02P 27/08: with pulse width modulation
- H02P 27/085: {wherein the PWM mode is adapted on the running conditions of the motor, e.g. the switching frequency}
- H03B 5/04: Modifications of generator to compensate for variations in physical values, e.g. power supply, load, temperature
- H03B 5/24: active element in amplifier being semiconductor device (H03B5/26 takes precedence)
- H03B 5/26: frequency-determining element being part of bridge circuit in closed ring around which signal is transmitted; frequency-determining element being connected via a bridge circuit to such a closed ring, e.g. Wien-Bridge oscillator, parallel-T oscillator
- H03K 3/0231: Astable circuits {(H03K3/0315 takes precedence)}
- H03K 3/354: Astable circuits
- H03K 4/501: the starting point of the flyback period being determined by the amplitude of the voltage across the capacitor, e.g. by a comparator
- H03K: PULSE TECHNIQUE (measuring pulse characteristics G01R; modulating sinusoidal oscillations with pulses H03C; transmission of digital information H04L; discriminator circuits detecting phase difference between two signals by counting or integrating cycles of oscillation H03D3/04; automatic control, starting, synchronisation or stabilisation of generators of electronic oscillations or pulses where the type of generator is irrelevant or unspecified H03L; coding, decoding or code conversion, in general H03M)
- H02P: CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
- H03B: GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS (generators adapted for electrophonic musical instruments G10H; masers or lasers H01S; generation of oscillations in plasma H05H)

## Abstract

A RC oscillator comprises a resistor unit. The resistor unit can comprise at least one set of compensation resistor. Each set of compensation resistor comprises a positive temperature coefficient resistor and a negative temperature coefficient resistor coupled in series with the positive temperature coefficient resistor.

## Claims

### Claim 1

A motor driving integrated circuit, comprising:
a RC oscillator including a resistor unit having at least one set of compensation resistor, wherein each set of compensation resistor comprises a positive temperature coefficient resistor and a negative temperature coefficient resistor coupled in series with the positive temperature coefficient resistor; and
wherein during a power-on period of the motor driving integrated circuit, a frequency of a system clock signal output by the RC oscillator is one quarter of a highest frequency of the system clock signal.

### Claim 2 (depends on 1)

The motor driving integrated circuit of claim 1, wherein the RC oscillator comprises a plurality of sets of compensation resistor.

### Claim 3 (depends on 2)

The motor driving integrated circuit of claim 2, wherein the plurality of sets of compensation resistor are coupled in series, each of or some of plurality of sets of compensation resistor are coupled with a selection switch in parallel.

### Claim 4 (depends on 2)

The motor driving integrated circuit of claim 2, wherein the plurality of sets compensation resistor are disposed in a plurality of parallel branches, each of or some of plurality of parallel branches are coupled with a selection switch in series.

### Claim 5 (depends on 1)

The motor driving integrated circuit of claim 1, wherein the positive temperature coefficient resistor is made of at least one of N+ diff w/o silicide, P+ poly w/i silicide, P+ diff w/o silicide, P+ diff w/i silicide, N+ poly w/i silicide, N+ diff w/i silicide.

### Claim 6 (depends on 1)

The motor driving integrated circuit of claim 1, wherein the negative temperature coefficient resistor is made of at least one of P+ poly w/o silicide and N+ poly w/o silicide.

### Claim 7 (depends on 1)

The motor driving integrated circuit of claim 1, wherein the positive temperature coefficient resistor is made of N+ diff w/o silicide and the negative temperature coefficient resistor is made of N+ poly w/o silicide.

### Claim 8 (depends on 7)

The motor driving integrated circuit of claim 7, wherein an absolute value of a linear temperature coefficient of the positive temperature coefficient resistor is larger than an absolute value of a linear temperature coefficient of the negative temperature coefficient resistor.

### Claim 9 (depends on 8)

The motor driving integrated circuit of claim 8, wherein a ratio of the absolute value of the positive temperature coefficient resistor and the negative temperature coefficient resistor is less than ten.

### Claim 10 (depends on 8)

The motor driving integrated circuit of claim 8, wherein second order temperature coefficients of the positive and negative temperature coefficient resistors are less than 1E-6/° C.

### Claim 11 (depends on 1)

The motor driving integrated circuit of claim 1, further comprising a capacitor is coupled with the resistor unit in series, wherein the capacitor is a metal insulator metal capacitor.

### Claim 12 (depends on 1)

The motor driving integrated circuit of claim 1 wherein a highest frequency of a system clock signal output by the RC oscillator is larger than 50 MHz.

### Claim 13 (depends on 1)

The motor driving integrated circuit of claim 1, wherein a highest frequency of a system clock signal output by the RC oscillator is not less than 80 MHz.

### Claim 14 (depends on 1)

The motor driving integrated circuit of claim 1, wherein during a power-on period of the motor driving integrated circuit, a frequency of the system clock signal is 20 MHz-30 MHz.

### Claim 15 (depends on 1)

A motor device, comprising a motor driving integrated circuit of claim 1.

### Claim 16 (depends on 1)

The motor driving integrated circuit of claim 1, further comprising:
a multiple-time programmable memory storing a motor driving program;
a memory having a capacity larger than or equal to a capacity of the multiple-time programmable memory; and
a central processing unit; wherein when the motor driving integrated circuit is powered or reset, a boot loader is performed and the motor driven program is copied to the memory by the central processing unit from the multiple-time programmable memory, and the motor driving program is performed by the central processing unit from the memory.

### Claim 17 (depends on 16)

The motor driving integrated circuit of claim 16, further comprising:
a plurality of position comparators, each of the plurality of position comparators receiving a pole detection signal denoting a position of a rotor of a motor;
a timer receiving a timing interrupt signal output by the plurality of position comparators when a predetermined edge of the pole detection signal generated and recording a time of the predetermined edge;
a logic selection circuit coupled between the plurality of position comparators and the timer, the logic selection circuit selecting two adjacent edges of the pole detection signal and controlling the timer to start; and
the central processing unit obtaining a rotation speed of the motor according to a time difference between two adjacent edges selected by the logic selection circuit.