# US 10,482,824 B2 · Digital-to-analog converter, data driver and display apparatus including the same

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 10,482,824 B2
- Document ID: US10482824B2
- Status: Granted
- Kind: B2
- Application number: 15/915,582
- Filed: 2018-03-08
- Published: 2018-11-29
- Granted: 2019-11-19
- Earliest claimed: 2017-05-26
- Assignees: DB HiTek Co., Ltd.
- Applicants: DB HiTek Co., Ltd.
- Inventors: Kee Joon Choi; Hae Taek Kim; Sang Gi Lee
- Web page: https://patentgrep.com/patent/US10482824B2

## CPC

- G09G 3/3275: Details of drivers for data electrodes
- G09G 3/3688: {suitable for active matrices only}
- G09G 3/3696: {Generation of voltages supplied to electrode drivers}
- H03M 1/76: using switching tree
- G09G 2310/027: Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
- G09G 2310/0289: Details of voltage level shifters arranged for use in a driving circuit
- G09G 2310/0297: Special arrangements with multiplexing or demultiplexing of display data in the drivers for data electrodes, in a pre-processing circuitry delivering display data to said drivers or in the matrix panel, e.g. multiplexing plural data signals to one D/A converter or demultiplexing the D/A converter output to multiple columns
- G09G 2330/021: Power management, e.g. power saving
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)
- H03M: CODING; DECODING; CODE CONVERSION IN GENERAL (using fluidic means F15C4/00; optical analogue/digital converters G02F7/00; coding, decoding or code conversion, specially adapted for particular applications, see the relevant subclasses, e.g. G01D, G01R, G06F, G06T, G09G, G10L, G11B, G11C, H04B, H04L, H04M, H04N; ciphering or deciphering for cryptography or other purposes involving the need for secrecy G09C)

## Abstract

A voltage generator configured to generate a plurality of voltage groups, each of the plurality of voltage groups including a plurality of reference voltages, and a decoder having an output node configured to output one of the plurality of reference voltages is disclosed. The decoder includes switch blocks that correspond to the plurality of voltage groups. Each of the switch blocks includes transistors that are turned on or off by or in response to a control signal, and each transistor in one of the switch blocks has a channel width different from a channel width of each transistor in another one of the switch blocks.

## Claims

### Claim 1

A digital-to-analog converter, comprising:
a voltage generator configured to generate a plurality of voltage groups, each of the plurality of voltage groups having a plurality of reference voltages; and
a decoder having an output node configured to output one of the pluralities of reference voltages from any of the plurality of voltage groups,
wherein the decoder includes:
switch blocks that correspond to the plurality of voltage groups; and
first to (m−1)-th connection transistors between a first connection node and an m-th connection node, m being a natural number greater than 1,
each of the switch blocks includes transistors that are turned on or off by or in response to a control signal,
the first connection node is directly connected to a first transistor in a first one of the switch blocks and to a second transistor in a second one of the switch blocks,
the m-th connection node is directly connected to two neighboring (m−1)-th connection transistors,
each of the (m−1)-th connection transistors is between an (m−1)-th connection node and the m-th connection node,
a first voltage group corresponding to the first transistor is higher than a second voltage group corresponding to the second transistor,
a size of the first transistor is greater than a size of the second transistor,
one of the (m−1)-th connection transistors has a same size as a size of a third transistor of the first one of the switch blocks, and
the first switch block receives reference voltages equal to or higher than a voltage of the (m−1)-th connection node to which the one of the (m−1)-th connection transistors is connected.

### Claim 2 (depends on 1)

The digital-to-analog converter according to claim 1, wherein the first transistor in the first one of the switch blocks has a breakdown voltage that is higher than that of the second transistor in the second one of the switch blocks.

### Claim 3 (depends on 1)

The digital-to-analog converter according to claim 1, wherein the one of the (m−1)-th connection transistors has a size that is greater than a size of another one of the (m−1)-th connection transistors, and
a voltage to the (m−1)-th connection node to which one end of the one of the (m−1)-th connection transistors is connected is higher than a voltage to the (m−1)-th connection node to which one end of the other one of the (m−1)-th connection transistors is connected.

### Claim 4 (depends on 3)

The digital-to-analog converter according to claim 3, wherein the breakdown voltage of the one of the (m−1)-th connection transistors is higher than that of the other one of the (m−1)-th connection transistors, and
a voltage to the (m−1)-th connection node to which the one end of the one of the (m−1)-th connection transistors is connected is higher than a voltage to the (m−1)-th connection node to which the one end of the other of the (m−1)-th connection transistors is connected.

### Claim 5 (depends on 1)

The digital-to-analog converter according to claim 1, wherein breakdown voltages of transistors of each switch block are equal to or higher than a maximum reference voltage of the reference voltages corresponding to said switch block.

### Claim 6 (depends on 1)

The digital-to-analog converter according to claim 1, wherein the voltage generator includes reference voltage output nodes configured to output the plurality of reference voltages, and
transistors of the switch blocks are in a binary tree structure between the reference voltage output nodes and the first connection node.

### Claim 7 (depends on 6)

The digital-to-analog converter according to claim 6, wherein the first to (m−1)-th connection transistors are in a binary tree structure between the first to m-th connection nodes.

### Claim 8 (depends on 7)

The digital-to-analog converter according to claim 7, wherein the m-th connection node comprises the output node of the decoder.

### Claim 9 (depends on 6)

The digital-to-analog converter according to claim 6, wherein the voltage generator includes a resistor string having serially connected resistors, and
the reference voltage output nodes include a connection node of two neighboring resistors of the serially connected resistors.

### Claim 10 (depends on 9)

The digital-to-analog converter according to claim 9, wherein the plurality of voltage groups have sequential and consecutive voltage ranges between a first voltage and a second voltage, and each of the plurality of voltage groups has a different voltage range.

### Claim 11 (depends on 1)

The digital-to-analog converter according to claim 1, wherein the channel widths of the (m−1)-th connection transistors are different from those of (m−2)-th connection transistors.

### Claim 12 (depends on 11)

The digital-to-analog converter according to claim 11, wherein the channel width of the one of the (m−1)-th connection transistors has a value between the channel widths of two (m−2)-th connection transistors directly connected to an (m−1)-th connection node to which the one of the (m−1)-th connection transistors is connected.

### Claim 13 (depends on 1)

A data driver comprising:
a data storage unit configured to store a data signal;
a level shifting block configured to shift a voltage level of the data signal and output a level-shifted data signal; and
the analog-to-digital converter according to claim 1, configured to output one of the plurality of reference voltages based on or in response to the level-shifted data signal.

### Claim 14 (depends on 13)

A display apparatus comprising:
a display panel including gate lines in rows, data lines in columns and intersecting the gate lines in a matrix, and pixels each connected to respective gate lines and intersecting data lines;
a gate driver configured to drive the gate lines; and
the data driver according to claim 13, configured to drive the data lines.

### Claim 15 (depends on 1)

The digital-to-analog converter according to claim 1, wherein the transistors of each of the switch blocks are connected to the reference voltage output nodes on which the reference voltages of the voltage group corresponding to the each of the switch blocks are output.

### Claim 16 (depends on 1)

The digital-to-analog converter according to claim 1, wherein the first connection transistor is coupled to the first connection node, and the first connection transistor has a same size as a size of the first transistor in the first one of the switch blocks.

### Claim 17 (depends on 1)

The digital-to-analog converter according to claim 1, wherein the size of the first transistor is a channel width or gate width of the first transistor and the size of the second transistor is a channel width or gate width of the second transistor, and the size of the transistor of the first switch block of the switch blocks is a channel width or gate width thereof.