Methods and apparatus to implement a signal scrambler
AssigneeThe Boeing Company
InventorIsaac M. Jeng
Life of this patent
Estimating the term…
Abstract
Methods, apparatus, systems and articles of manufacture to implement a signal scrambler are disclosed. An example method includes generating, by executing an instruction with a processor, a controlled random sequence based on a plurality of subcarriers and a random pulse sequence. The example method also includes forming, by executing an instruction with the processor, an output sequence by combining a source sequence with the controlled random sequence, the controlled random sequence to modify a characteristic of the source sequence in a frequency domain.
Claims18
A method, comprising:
- generating, by executing an instruction with a processor, a controlled random sequence based on a plurality of subcarriers by:
- generating a random number sequence,
- placing the random number sequence through a first N-stage shift register to define a first shifted number sequence,
- placing the first shifted number sequence through a second N-stage shift register to define a second shifted number sequence,
- multiplying the first shifted number sequence by a first constant value to define a first product,
- summing the first product, the random number sequence and the second shifted number sequence to define an output sequence,
- multiplying the output-sequence with ones of the plurality of subcarriers to define the controlled random sequence, and
- storing the controlled random sequence as results in a register;
- and
- forming, by executing an instruction with the processor, an output sequence by combining a source sequence with the controlled random sequence based on the results stored in the register, the controlled random sequence to modify a characteristic of the source sequence in a frequency domain.
An apparatus, comprising:
- a hardware processor;
- and
- a memory communicatively coupled to the hardware processor, the memory including stored instructions that enable the hardware processor to:
- generate a controlled random sequence based on a plurality of subcarriers by:
- generating a random number sequence,
- placing the random number sequence through a first N-stage shift register to define a first shifted number sequence,
- placing the first shifted number sequence through a second N-stage shift register to define a second shifted number sequence,
- multiplying the first shifted number sequence by a first constant value to define a first product;
- summing the first product, the random number sequence and the second shifted number sequence to define an output sequence, and
- multiplying the output sequence with ones of the plurality of subcarriers to define the controlled random sequence;
- and
- form an output sequence by combining a source sequence with the controlled random sequence, the controlled random sequence to modify a characteristic of the source sequence in a frequency domain.
A non-transitory machine-readable storage medium comprising instructions that, when executed, cause a hardware processor to at least:
- generate a controlled random sequence based on a plurality of subcarriers by:
- generating a random number sequence,
- placing the random number sequence through a first N-stage shift register to define a first shifted number sequence,
- placing the first shifted number sequence through a second N-stage shift register to define a second shifted number sequence,
- multiplying the first shifted number sequence by a first constant value to define a first product,
- summing the first product, the random number sequence and the second shifted number sequence to define an output sequence,
- multiplying the output-sequence with ones of the plurality of subcarriers to define the controlled random sequence, and
- storing the controlled random sequence as results in a register;
- and
- form an output sequence by combining a source sequence with the controlled random sequence based on the results stored in the register, the controlled random sequence to modify a characteristic of the source sequence in a frequency domain.
Dependencies are inferred from the claim text.