Semiconductor device and method of forming a vertical interconnect structure for 3-D FO-WLCSP
AssigneeSTATS ChipPAC Pte. Ltd.
InventorsYaojian Lin, Kang Chen, Seung Wook Yoon
Life of this patent
Estimating the term…
Loading patent…
AssigneeSTATS ChipPAC Pte. Ltd.
InventorsYaojian Lin, Kang Chen, Seung Wook Yoon
Estimating the term…
A semiconductor device has an encapsulant deposited over a first surface of the semiconductor die and around the semiconductor die. A first insulating layer is formed over a second surface of the semiconductor die opposite the first surface. A conductive layer is formed over the first insulating layer. An interconnect structure is formed through the encapsulant outside a footprint of the semiconductor die and electrically connected to the conductive layer. The first insulating layer includes an optically transparent or translucent material. The semiconductor die includes a sensor configured to receive an external stimulus passing through the first insulating layer. A second insulating layer is formed over the first surface of the semiconductor die. A conductive via is formed through the first insulating layer outside a footprint of the semiconductor die. A plurality of stacked semiconductor devices is electrically connected through the interconnect structure.
A method of making a semiconductor device, comprising:
A method of making a semiconductor device, comprising:
A semiconductor device, comprising:
A semiconductor device, comprising:
Dependencies are inferred from the claim text.