Memory cell imprint avoidance
AssigneeMicron Technology, Inc.
InventorsAlessandro Calderoni, Durai Vishak Nirmal Ramaswamy, Kirk Prall, Ferdinando Bedeschi
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsAlessandro Calderoni, Durai Vishak Nirmal Ramaswamy, Kirk Prall, Ferdinando Bedeschi
Estimating the term…
Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. A cell may be written with a value that is intended to convey a different logic state than may typically be associated with the value. For example, a cell that has stored a charge associated with one logic state for a time period may be re-written to store a different charge, and the re-written cell may still be read to have the originally stored logic state. An indicator may be stored in a latch to indicate whether the logic state currently stored by the cell is the intended logic state of the cell. A cell may, for example, be re-written with an opposite value periodically, based on the occurrence of an event, or based on a determination that the cell has stored one value (or charge) for a certain time period.
A method, comprising:
A method, comprising:
An apparatus, comprising:
A method, comprising:
Dependencies are inferred from the claim text.