System and method for controlling cache flush size
AssigneeDell Products L.P.
InventorsJohn E. Jenne, Stuart Allen Berke, Vadhiraj Sankaranarayanan
Life of this patent
Estimating the term…
Loading patent…
AssigneeDell Products L.P.
InventorsJohn E. Jenne, Stuart Allen Berke, Vadhiraj Sankaranarayanan
Estimating the term…
An information handling system may implement a method for controlling cache flush size by limiting the amount of modified cached data in a data cache at any given time. The method may include keeping a count of the number of modified cache lines (or modified cache lines targeted to persistent memory) in the cache, determining that a threshold value for modified cache lines is exceeded and, in response, flushing some or all modified cache lines to persistent memory. The threshold value may represent a maximum number or percentage of modified cache lines. The cache controller may include a field for each cache line indicating whether it targets persistent memory. Limiting the amount of modified cached data at any given time may reduce the number of cache lines to be flushed in response to a power loss event to a number that can be flushed using the available hold-up energy.
A method for controlling cache flush size in an information handling system, comprising:
An information handling system, comprising:
A cache controller, comprising circuitry to:
Dependencies are inferred from the claim text.