Back to results
US 10,432,252 B2Granted
Methods and apparatus for signal spreading and multiplexing
AssigneeHuawei Technologies Co., Ltd.
InventorsAlireza Bayesteh, Mahmoud Taherzadeh Boroujeni, Mohammadhadi Baligh, Jianglei Ma
Life of this patent
Estimating the term…
Abstract
Binary forward error correcting (FEC) encoding is applied to a stream of input bits, to generate a stream of coded bits. The coded bits are mapped to multiple binary streams. In some embodiments, at least one coded bit is mapped to more than one of the binary streams and none of the binary streams are identical to each other. Stream-specific modulations are applied to the binary streams. Non-binary FEC encoding could be applied after the stream-specific modulations.
Claims20
A method comprising:
- applying binary forward error correcting (FEC) encoding to a stream of input bits to generate a stream of coded bits;
- mapping the stream of coded bits to a plurality of binary streams such that at least one coded bit is mapped to more than one of the binary streams and none of the binary streams are identical to each other;
- and
- applying stream-specific modulations to the plurality of binary streams.
1 more element
A method comprising:
- applying binary forward error correcting (FEC) encoding to a stream of input bits to generate a stream of coded bits;
- mapping the stream of coded bits to a plurality of binary streams;
- applying stream-specific modulations to the plurality of binary streams to generate a plurality of first streams comprising complex-valued signals;
- and
- applying to the plurality of first streams, at least one of symbol-level spreading, symbol-level scrambling, and symbol-level interleaving, to generate a second complex-valued stream.
2 more elements
A device comprising:
- a non-transitory memory storage comprising instructions;
- and
- one or more processors in communication with the non-transitory memory storage, wherein the one or more processors execute the instructions to:
- apply binary forward error correcting (FEC) encoding to a stream of input bits to generate a stream of coded bits;
- map the stream of coded bits to a plurality of binary streams such that at least one coded bit is mapped to more than one of the binary streams and none of the binary streams are identical to each other;
- and
- apply stream-specific modulations to the plurality of binary streams.
4 more elements
A device comprising:
- a non-transitory memory storage comprising instructions;
- and
- one or more processors in communication with the non-transitory memory storage, wherein the one or more processors execute the instructions to:
- apply binary forward error correcting (FEC) encoding to a stream of input bits to generate a stream of coded bits;
- map the stream of coded bits to a plurality of binary streams;
- apply stream-specific modulations to the plurality of binary streams to generate a plurality of first streams comprising complex-valued signals;
- and
- apply to the plurality of first streams, at least one of symbol-level spreading, symbol-level scrambling, and symbol-level interleaving, to generate a second complex-valued stream.
5 more elements
Dependencies are inferred from the claim text.