Back to results
US 10,383,216 B2Granted
Tamper detection circuits
AssigneeInternational Business Machines Corporation
InventorsMatthew S. Doyle, Joseph Kuczynski, Kevin M. O'Connell, Chelsie M. Peterson, Mark D. Plucinski, Timothy J. Tofil
Life of this patent
Estimating the term…
Abstract
In an example, a process includes forming a patterned layer on a polymer substrate. The process also includes depositing a graphene-containing material on the patterned layer to form a plurality of graphene traces of a tamper detection circuit.
Claims17
A method of operating a tamper-resistant circuit, comprising:
- providing the tamper-resistant circuit, comprising:
- a memory that includes sensitive data;
- a polymer substrate;
- a plurality of graphene traces formed on the polymer substrate, wherein the as-formed graphene traces are invisible to an unaided eye, wherein the polymer substrate is positioned around at least a portion of the memory;
- and
- detecting a tampering event incident on the as-formed graphene traces, wherein detection of the tampering event initiates a tamper-resistant action that renders the sensitive data inaccessible.
3 more elements
Dependencies are inferred from the claim text.