Read mode tuning
AssigneeWestern Digital Technologies, Inc.
InventorsNian Niles Yang, Grishma Shah, Philip David Reusswig, Zhenlei Shen
Life of this patent
Estimating the term…
Abstract
Apparatuses, systems, methods, and computer program products are disclosed for performing read mode tuning. An apparatus includes an error rate storage circuit that determines error rate information. An apparatus includes a mode selection circuit that determines a read mode of a plurality of read modes for reading a set of memory cells based on error rate information. The plurality of read modes may include a fast read mode and a normal read mode. An apparatus includes a read circuit that performs a read on a set of memory cells based on a read mode.
Claims20
An apparatus comprising:
- a set of memory cells;
- an error rate storage circuit that determines error rate information for the set of memory cells and stores the error rate information corresponding to the set of memory cells as stored error rate information;
- a mode selection circuit that determines a read mode of a plurality of read modes for reading the set of memory cells based on the stored error rate information, wherein the plurality of read modes comprises a fast read mode and a normal read mode;
- and
- a read circuit that performs a read on the set of memory cells based on the read mode.
A system comprising:
- a memory block;
- a controller for the memory block, the controller configured to:
- determine a fast read error rate corresponding to performing a fast read on the memory block using a set of predetermined read parameters;
- and
- perform a fast read in response to the fast read error rate satisfying a fast read error rate threshold, wherein the fast read performs a read at a faster speed than a normal read.
An apparatus comprising:
- means for generating a fast read mode indicator based on a number of errors resulting from a fast read test on a plurality of memory cells;
- means for storing the fast read mode indicator;
- means for generating a normal read mode indicator based on a number of errors resulting from a normal read test on the plurality of memory cells;
- means for storing the normal read mode indicator;
- and
- means for performing a read operation for the plurality of memory cells based on one or more of the stored fast read mode indicator and the normal read mode indicator.
Dependencies are inferred from the claim text.