Back to results
US 10,381,054 B1Granted
Common boosted assist
AssigneeGlobalfoundries Inc.
InventorsDhani Reddy Sreenivasula Reddy, Vinay Bhat Soori
Life of this patent
Estimating the term…
Abstract
The present disclosure relates to a structure which includes an assist circuit which is configured to add a boost voltage using a common boost logic device for both a read logic circuit and a write logic circuit of the assist circuit.
Claims20
A structure comprising an assist circuit which comprises a read logic circuit and a write logic circuit such that the assist circuit is configured to add a boost voltage using a common boost logic device for both the read logic circuit and the write logic circuit of the assist circuit,
- wherein the write logic circuit comprises a write logic core, a write logic, the common boost logic device, and at least one bitline,
- the read logic circuit comprises a read logic core, a read logic, a sense amplifier, and the at least one bitline, and
- the sense amplifier is directly connected to the added boost voltage through a boost signal such that the sense amplifier is configured to receive the added boost voltage during a read operation.
A circuit, comprising:
- a read logic circuit which comprises a read logic core, a read logic, a sense amplifier, and at least one bitline and is configured to sense a differential voltage through the sense amplifier during a read operation;
- a write logic circuit which comprises a write logic core, a write logic, a common boost logic device, and the at least one bitline and is configured to write a data value through the at least one bitline during a write operation;
- and
- the common boost logic device is configured to add a boost voltage to one of the read logic circuit and the write logic circuit,
- wherein the sense amplifier is directly connected to the added boost voltage through a boost signal such that the sense amplifier is configured to receive the added boost voltage during the read operation.
2 more elements
A method, comprising:
- adding a boost voltage to a read logic circuit of an assist circuit using a common boost logic device during a read operation;
- adding the boost voltage to a write logic circuit of the assist circuit using the common boost logic device during a write operation;
- and
- preventing data from being propagated through the write logic circuit during the read operation,
- wherein the write logic circuit comprises a write logic core, a write logic, the common boost logic device, and at least one bitline,
- the read logic circuit comprises a read logic core, a read logic, a sense amplifier, and the at least one bitline, and
- the sense amplifier is directly connected to the added boost voltage through a boost signal such that the sense amplifier is configured to receive the added boost voltage during a read operation.
4 more elements
Dependencies are inferred from the claim text.