US 10,380,485 B2Granted

Scalable architecture for implementing maximization algorithms with resistive devices

AssigneeInternational Business Machines Corporation

InventorsTayfun Gokmen, Seyoung Kim

Life of this patent

Estimating the term…

Loading patent…

Abstract

In some aspects, a method may include initializing a first array and a second array with a random voltage value, passing a forward pass by pulsing an input voltage value from an input of the first array and an input of the second array, and reading output voltage values at an output of the first array and an output of the second array. The method may further include passing a backward pass into the inputs of both of the first and second arrays, and reading voltage values at the inputs of the first and second arrays. The method may further include updating, with the first array, a first matrix update on the first array, updating, with the second array, a first matrix update on the second, and updating, with the second array, a second matrix update on the second array.

Claims4

Dependent claims

A method for performing matrix operations, the method comprising:

providing a plurality of resistive devices arranged in a network of resistive device arrays, the network comprising a first array and a second array, wherein each resistive device located in a diagonal of the first array is disconnected, and wherein each resistive device located in an off-diagonal of the second array is disconnected;
initializing the first array and the second array with a random voltage;
sending, to a first resistive device in the first array, a first voltage;
receiving, from the first resistive device, a first output current, wherein the first output current is based at least in part on a first conductance of the first resistive device;
sending, to a second resistive device in the second array, a second voltage;
receiving, from the second resistive device, a second output current, wherein the second output current is based at least in part on a second conductance of the second resistive device;
updating the first conductance of the first resistive device;
and
updating the second conductance of the second resistive device.

6 more elements

Dependencies are inferred from the claim text.

Facts

Application: 14/963,667Filed 9 Dec 2015 · continuation
Priority: 29 Sep 2015
Published: US 2017/0091618 A130 Mar 2017
Granted: 13 Aug 2019
Term ends: Not estimatedThe source records don’t support an estimate.

Classification8 codes

G06N 3/084
Learning methods: backpropagation, e.g. using gradient descent
G06N 3/049
Architecture, e.g. interconnection topology: temporal neural networks, e.g. delay elements, oscillating neurons or pulsed inputs
G06N 3/0499
Architecture, e.g. interconnection topology: feedforward networks
G06N 3/065
Using electronic means: analogue means

Family

Application14/868,505Parent of this continuation · filed 29 Sep 2015
US 2017/0091618 A1Pre-grant publication · published 30 Mar 2017
US 10,387,778 B2Related patent
US 2017/0091621 A1Published application
US 10,380,485 B2This patent

From the US filing history. Foreign family members aren’t listed.