Post design integrated circuit manufacturing obfuscation

A three-dimensional integrated circuit comprising:

• a plurality of vertically-stacked layers, wherein the plurality of vertically-stacked layers comprise a front end of line (FEOL) layer and at least one back end of line (BEOL) layer, the FEOL layer comprising a plurality of individual transistors that are not interconnected, the BEOL layer comprising a plurality of transistor interconnections and no transistors, wherein the plurality of individual transistors are electrically connected to the plurality of transistor interconnections by a plurality of vias within the FEOL layer and the BEOL layer, wherein the FEOL layer and the BEOL layer each have a plurality of contact pads on the top and bottom surfaces thereof each in alignment with a respective via of the plurality of vias, wherein the plurality of contact pads on the FEOL layer and the BEOL, layer are arranged in a checkerboard pattern and occupy about fifty percent of the surface area of the respective FEOL layer and the respective BEOL layer, wherein the respective contact pads on a top surface of the FEOL layer are in electrical communication with the respective contact pads on a bottom surface of the BEOL layer to facilitate vertical current flow between the plurality of transistors of the FEOL layer and the transistor interconnections of the BEOL layer through the vias within the FEOL layer and the BEOL layer.